CN102709245B - Method for preparing double-layer SOI (Silicon on Insulator) mixed crystal orientation rear grid type inverted mode SiNWFET (Silicon Nano Wire Field Effect Transistor) - Google Patents

Method for preparing double-layer SOI (Silicon on Insulator) mixed crystal orientation rear grid type inverted mode SiNWFET (Silicon Nano Wire Field Effect Transistor) Download PDF

Info

Publication number
CN102709245B
CN102709245B CN201210136020.2A CN201210136020A CN102709245B CN 102709245 B CN102709245 B CN 102709245B CN 201210136020 A CN201210136020 A CN 201210136020A CN 102709245 B CN102709245 B CN 102709245B
Authority
CN
China
Prior art keywords
layer
silicon
described
step
crystal orientation
Prior art date
Application number
CN201210136020.2A
Other languages
Chinese (zh)
Other versions
CN102709245A (en
Inventor
黄晓橹
Original Assignee
上海华力微电子有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 上海华力微电子有限公司 filed Critical 上海华力微电子有限公司
Priority to CN201210136020.2A priority Critical patent/CN102709245B/en
Publication of CN102709245A publication Critical patent/CN102709245A/en
Application granted granted Critical
Publication of CN102709245B publication Critical patent/CN102709245B/en

Links

Abstract

The invention provides a method for preparing a double-layer SOI (Silicon on Insulator) mixed crystal orientation rear grid type inverted mode SiNWFET (Silicon Nano Wire Field Effect Transistor). A PMOSFET (P-channel Metal-Oxide-Semiconductor Field Effect Transistor) adopts a surface crystal orientation silicon layer (110) and an NMOSFET (N-channel Metal-Oxide-Semiconductor Field Effect Transistor) adopts a surface crystal orientation silicon layer (100). In a low-temperature stripping technology, a crack tends to grow along with the increase of a crystal orientation (100), so that silicon layer stripping is easy to carry out along the crystal orientation (100) and a layer transferring process is convenient to realize.

Description

Prepare the method for grid type inversion mode SiNWFET after double-deck SOI crystallographic orientation

Technical field

The present invention relates to semiconductor field effect transistor technical field, relate in particular to a kind of processing step of preparing grid type inversion mode SiNWFET after double-deck SOI crystallographic orientation.

Background technology

Improve by dwindling transistorized size chip operating rate and integrated level, to reduce chip power-consumption density be that microelectronics industry develops the target of pursuing always.In in the past 40 years, Moore's Law is being followed in microelectronics industry development always.Current, the long 20nm that approached of physical gate of field-effect transistor, gate medium also only has several oxygen atom bed thickness, improve performance and faced some difficulties by dwindling the size of conventional field effect transistor, this is mainly because short-channel effect and grid leakage current degenerate transistorized switch performance under small size.

Nano-wire field effect transistor (NWFET, Nanowire MOSFET) is expected to address this problem.On the one hand, little channel thickness and width make the grid of NWFET closer to the various piece of raceway groove, contribute to the enhancing of transistor gate modulation capability, and they mostly adopt and enclose grid structure, grid is modulated raceway groove from multiple directions, further enhanced modulation ability, improves Sub-Threshold Characteristic.Therefore, NWFET can suppress short-channel effect well, and transistor size is further dwindled.On the other hand, NWFET utilizes the rill road of self and encloses grid Structure Improvement grid modulation power and suppress short-channel effect, has alleviated the requirement of attenuate grid medium thickness, is expected to reduce grid leakage current.In addition, nanowire channel can undope, and has reduced the discrete distribution of impurity and Coulomb scattering in raceway groove.For 1-dimention nano wire channel, due to quantum limitation effect, in raceway groove charge carrier away from surface distributed, therefore carrier transport be subject to surface scattering and channel laterally electric field influence little, can obtain higher mobility.Based on above advantage, NWFET more and more receives scientific research personnel's concern.Because Si material and technique are occupied dominant position in semi-conductor industry, compared with other materials, the making of silicon nanowires field-effect transistor (SiNWFET) more easily with current process compatible.

The critical process of NWFET is the making of nano wire, can be divided into from top to bottom and two kinds of process routes from bottom to top.For the making of Si nano wire, the former mainly utilizes photoetching (optical lithography or electron beam lithography) and etching (ICP, RIE etching or wet etching) technique, the latter is gas-liquid-solid (VLS) growth mechanism based on metal catalytic mainly, in growth course using catalyst granules as nucleating point.At present, silicon nanowires prepared by process route from bottom to top is not too applicable to the preparation of SiNWFET due to its randomness, and therefore the SiNW in current silicon nanowires field-effect transistor is prepared by top-down process route.Meanwhile, existing nano-wire field effect transistor also has the defect of himself.

A kind of structural representation of composite material inversion mode cylinder all-around-gate CMOS field effect transistor is disclosed in US Patent No. 20110254101A1.Described all-around-gate CMOS field effect transistor is round by full raceway groove 301 ', the 401 ' cross section surrounding, gate regions 500 '.

A kind of structural representation of hybrid orientation inversion mode all-around-gate CMOS field-effect transistor is disclosed in US Patent No. 20110254102A1.Described all-around-gate CMOS field effect transistor is racetrack by full raceway groove 301 ', the 401 ' cross section surrounding, gate regions 500 '.

The transistorized structural representation of a kind of composite material inversion mode all-around-gate CMOS field effect is disclosed in US Patent No. 20110248354A1.Described all-around-gate CMOS field effect transistor is racetrack by full raceway groove 301 ', the 401 ' cross section surrounding, gate regions 500 '.

In above-mentioned open file, all adopt the MOSFET of inversion mode crystallographic orientation, all there is following defect in it: (1) nmos area 300 ' and PMOS district 400 ' share same gate regions 500 ', the CMOS structure of clamping type can only be realized, NMOS and PMOS isolating construction cannot be realized; (2) nmos area 300 ' and PMOS district 400 ' share same gate regions 500 ', cannot carry out respectively gate work-function adjusting and the adjusting of resistance rate for NMOS and PMOS; (3) realize and carry out respectively source for NMOS and PMOS to leak the technology difficulty of Implantation large.

Summary of the invention

The present invention be directed in prior art, existing semiconductor nanowires MOSFET cannot realize NMOS and PMOS isolating construction, cannot carry out respectively for NMOS and PMOS that gate work-function regulates and resistance rate regulates, and realize and carry out respectively source for NMOS and PMOS and leak the defects such as the technology difficulty of Implantation is large a kind of upper double-deck method of isolating grid type inversion mode SiNWFET after crystallographic orientation of SOI of preparation is provided.

The invention provides to achieve these goals a kind of method of preparing grid type inversion mode SiNWFET after double-deck SOI crystallographic orientation, comprise following sequential steps:

Step 1: successively form the channel region N-type Implantation on SiGe layer, Si layer and SiGe layer and soi wafer at SOI top layer:

Step 2: device is carried out to photoetching process, and etching forms fin-shaped active area, utilizes selective etch technology to remove the SiGe layer in fin-shaped active area, forms the silicon nanowires of SiNWFET raceway groove;

Step 3: deposit spacer medium layer on device, adopt cmp to remove unnecessary spacer medium material;

Step 4: the PMOS of lower floor is carried out to source-drain area Implantation and annealing,

Step 5: carry out photoetching and selective etch and form gate trench on the spacer medium layer above the silicon nanowires of SiNWFET raceway groove, expose silicon nanowires in described gate trench;

Step 6: device is carried out to gate oxidation layer process; At grid oxic horizon deposit grid material, adopt cmp to remove unnecessary grid material again, device is carried out to metal, the semiconducting alloy PROCESS FOR TREATMENT formation SiNW of lower floor inversion mode PMOSFET structure;

Step 7: the ILD layer that deposits the PMOSFET of lower floor on device, on ILD layer surface, Si bonding pad and be prepared with the support chip low-temperature bonding processing of (110)/<110> SiNW PMOSFET below, makes to form on ILD layer one (110) surface orientation Si layer;

Step 8: repeat the step described in above-mentioned steps 1 to 6 on the Si layer forming in upper step, form upper strata SiNW inversion mode NMOSFET structure, described Si layer selects P type ion to carry out the ion doping of raceway groove;

Step 9: draw the PMOSFET of lower floor and the each port of upper strata NMOSFET by the metal interconnected technique in rear road.

In a preferred embodiment of the invention, in wherein said step 1, be included in top layer silicon surface extension layer of surface crystal orientation SiGe or Ge layer, adopt germanium oxidation concentration method to carry out oxidation processes to wafer and form SiGe layer, remove the SiO on SiGe layer 2layer exposes SiGe layer.

In a preferred embodiment of the invention, the SiGe layer in wherein said removal fin-shaped active area adopts time normal pressure chemical vapour phase processes, with the H of 600 ~ 800 DEG C 2carry out selective etch with HCl mist, wherein the dividing potential drop of HCl is greater than 300 torr.

In a preferred embodiment of the invention, the cross sectional shape of the silicon nanowires of wherein said SiNWFET raceway groove is circular, horizontal racetrack or longitudinal racetrack.

In a preferred embodiment of the invention, wherein said grid oxic horizon process using furnace oxidation, Quick Oxidation or atomic layer deposition technology, at SiNW and substrate and source and drain areas surface formation SiO 2or SiON(adds nitrogen atmosphere) or high K medium layer (as HfO 2, Al 2o 3, ZrO 2or its mixture etc.), or their mixed layer.

In a preferred embodiment of the invention, wherein said grid material is selected polysilicon, amorphous silicon, metal oxide or its composition, and described metal oxide is the metal oxide of aluminium or titanium or tantalum.

In a preferred embodiment of the invention, in wherein said step 8, each step is carried out under low temperature environment.

In a preferred embodiment of the invention, wherein said ILD layer is SiO 2the low k silicon dioxide layer of carbon containing of layer or microcellular structure.

By grid type inversion mode SiNWFET after the bilayer isolation crystallographic orientation of the method formation PMOSFET of lower floor provided by the invention and upper strata NMOSFET structure, the first semiconductor nanowires MOSFET of the double-deck isolation of semiconductor nanowire MOS FET forming and the second semiconductor nanowires MOSFET by spacer medium interlayer every, can completely independently carry out process debugging, and device integrated level is high.Meanwhile, it is PMOSFET that the present invention adopts the first semiconductor nanowires MOSFET, the structural design that the second semiconductor nanowires MOSFET is NMOSFET.In the present invention, PMOSFET adopts (110) surface orientation silicon layer, and NMOSFET adopts (100) surface orientation silicon layer.In low temperature lift-off technology, along with the pressure of hydrogen increases, crack is more prone to, along the growth of (100) crystal orientation, therefore more easily carry out silicon layer along (100) crystal orientation and peel off, and has facilitated layer transfer process realization.

Brief description of the drawings

Fig. 1 (a) is the plan structure schematic diagram of the double-deck isolation of semiconductor nanowire MOS of the present invention FET.

Fig. 1 (b) is depicted as the sectional structure schematic diagram of Fig. 1 (a) along X-X ' direction.

Fig. 1 (c) is depicted as the sectional structure schematic diagram of Fig. 1 (a) along Y-Y ' direction.

Fig. 2 is the perspective view of the double-deck isolation of semiconductor nanowire MOS of the present invention FET.

The perspective view of the complete field-effect transistor that Fig. 3 forms through follow-up semiconductor preparing process for the double-deck isolation of semiconductor nanowire MOS of the present invention FET.

Fig. 4 is that the present invention forms the structural representation after double-deck SiGe layer.

Fig. 5 (a) and Fig. 5 (b) are respectively etching of the present invention and remove the sectional structure schematic diagram along X-X ' direction and Y-Y ' direction after the SiGe layer in fin-shaped Si active area.

Fig. 6 is SiNW schematic cross-section in the present invention.

Fig. 7 (a) and Fig. 7 (b) are respectively in the present invention deposit spacer medium layer and remove the sectional structure schematic diagram along X-X ' direction and Y-Y ' direction after unnecessary isolation dielectric material.

Fig. 8 carries out source-drain area ion implantation technology schematic diagram for the PMOS of lower floor in the present invention.

Fig. 9 (a) and Fig. 9 (b) are respectively the sectional structure schematic diagram along X-X ' direction and Y-Y ' direction that forms lower floor's silicon nanowires after gate trench in the present invention.

Figure 10 (a) and Figure 10 (b) are respectively cmp in the present invention and remove the sectional structure schematic diagram along X-X ' direction and Y-Y ' direction after unnecessary grid material.

Figure 11 is the sectional structure schematic diagram along X-X ' direction and Y-Y ' direction after the ILD layer of the PMOSFET of deposit lower floor in the present invention.

Figure 12 is Si bonding pad and the process schematic representation that is prepared with (110)/<110> SiNW PMOSFET support chip low-temperature bonding in the present invention.

Figure 13 is the cross-sectional view of low-temperature bonding after completing in the present invention.

Figure 14 (a) and Figure 14 (b) are respectively and in the present invention, form the sectional structure schematic diagram along X-X ' direction and Y-Y ' direction after the NMOSFET of upper strata.

Embodiment

The invention provides grid type inversion mode SiNWFET preparation method after a kind of double-deck SOI crystallographic orientation.The channel region that is upper and lower two-layer MOSFET is the silicon nanowires with different surfaces crystal orientation.Due in low temperature lift-off technology, along with the increase of Hydrogen Vapor Pressure, crack is tended to, along the growth of (100) crystal orientation, therefore more easily carry out silicon layer along (100) crystal orientation and peel off more, therefore adopt the PMOSFET+ of lower floor upper strata NMOSFET pattern, to facilitate layer transfer process to realize.

Theoretically, bilevel SiNWFET can adopt the silicon nanowires of any surface orientation, according to the people's such as Yang M achievement in research, (100) the electron mobility maximum of/<110>, the hole mobility maximum of (110)/<110>.Therefore, preferably, our channel material using the silicon nanowires of (100) surface orientation as NMOSFET, and the channel direction of NMOSFET is <110>, channel material using the silicon nanowires of (110) surface orientation as PMOSFET, and the channel direction of PMOSFET is <110>.

By describe in detail the invention technology contents, structural feature, reached object and effect, below in conjunction with embodiment and coordinate accompanying drawing to be described in detail.

Adopting top layer silicon is the soi wafer of (110) surface orientation silicon layer, first carries out top layer Si Ge preparation.At SiGe or the Ge layer of top layer silicon surface extension one deck (110) surface orientation.Utilize germanium oxidation concentration method, carry out oxidation processes at crystal column surface, at this moment, Ge can be concentrated to Si layer below downwards, make Si layer become SiGe layer, and upper strata is SiO 2layer, wet method is removed surperficial SiO 2layer, so just makes top layer silicon be converted into top layer germanium silicon.Again, extension one deck Si layer and SiGe layer on top layer Si Ge layer, thereby the structure of formation SiGe layer, Si layer and SiGe layer, structure is as shown in Figure 4.In the process of the double-deck germanium silicon layer of preparation, can in the time of epitaxy Si layer, carry out N-type ion doping, also can after the double-deck germanium silicon layer of formation, carry out N-type ion doping.

Device is carried out to optical lithography or electron beam lithography technique, and etching forms fin-shaped active area.Utilize selective etch technology to remove the SiGe layer in fin-shaped Si active area, for example, adopt the H of 600 ~ 800 DEG C 2with HCl mist, utilize time normal pressure chemical gas phase etching method to carry out selective etch, wherein the dividing potential drop of HCl is greater than 300 Torr.Till SiGe layer between the Si active area of Y-Y ' direction is all removed totally, make the SiGe layer segment of X-X ' direction retain (this region is source, drain region), form the silicon nanowires of SiNWFET raceway groove, structure is as Fig. 5 (a) with (b).Thermal oxidation technology is oxidized fin-shaped active area and substrate and source and drain areas surface, controls oxidization time, and then wet processing is removed the SiO on fin-shaped active area and substrate and source and drain areas surface 2, at this moment fin-shaped active area may form circle, laterally racetrack or longitudinal racetrack along the sectional view of Y-Y ' direction, cross section as shown in Figure 6, thereby form the follow-up silicon nanowires as SiNWFET raceway groove.

As Fig. 7 (a) with structure (b), on device, deposit spacer medium layer (as SiO 2), adopt cmp (CMP) to remove unnecessary spacer medium material.As shown in Figure 8, the PMOS of lower floor is carried out to source-drain area Implantation and annealing process.On the spacer medium layer above the silicon nanowires of SiNWFET raceway groove, carry out photoetching and selective etch and form gate trench, in gate trench, expose silicon nanowires, as Fig. 9 (a) with (b) as shown in the generalized section of silicon nanowires.

As Figure 10 (a) with (b), device is being carried out to gate oxidation layer process, as adopt furnace oxidation (Furnace Oxidation), rapid thermal oxidation (RTO), ald (ALD), at SiNW and substrate and source and drain areas surface formation SiO 2or SiON(adds nitrogen atmosphere) or high K medium layer (as HfO 2, Al 2o 3, ZrO 2or its mixture etc.), or their mixed layer.Deposit grid material on grid oxic horizon again can be polysilicon, amorphous silicon, metallic compound (being preferably the metallic compound of aluminium or titanium or tantalum) or its combination.Adopt cmp to remove unnecessary grid material.Device is carried out to metal, the semiconducting alloy PROCESS FOR TREATMENT formation MOSFET of lower floor, is (110)/<110> SiNW inversion mode PMOSFET structure.

As shown in figure 11, depositing the ILD layer of the PMOSFET of lower floor on device, can be SiO2 layer, in order to reduce the capacitively coupled effect between upper and lower device layer, and also can be for thering is the low k silicon dioxide layer of carbon containing of microcellular structure.Wherein, in order to ensure a layer transfer mass, must ensure the ILD of lower floor enough little surface roughness after CMP, preferably, can adopt FACMP(Fixed Abrasive CMP), make surface roughness be less than 10nm.

As shown in figure 12, on ILD layer surface, Si bonding pad and be prepared with the support chip low-temperature bonding processing of (110)/<110> SiNW PMOSFET below, make to form on ILD layer one (100) surface orientation Si layer, this technique detailed process is shown in that application number is 201210090253.3 Chinese patent, and the structure after low-temperature bonding is finished dealing with as shown in figure 13.

Process from formation SiGe layer to metal, semiconducting alloy PROCESS FOR TREATMENT before again carrying out on the Si layer forming, thus be formed into upper strata SiNW inversion mode NMOSFET structure.Wherein be that with step difference before Si layer selects P type ion to carry out the ion doping of raceway groove.

In addition,, because the PMOSFET of lower floor has been prepared, in order not affect the performance of lower layer device and metal, semiconducting alloy, in the NMOSFET preparation process of follow-up upper strata, must adopt low temperature method, 400 DEG C of General Requirements <.Adopting low-temperature epitaxy technology and germanium oxidation concentration method, make original silicon layer be converted into germanium silicon layer.Low-temperature epitaxy one deck Si layer and SiGe layer again in order to reduce follow-up heat budget as far as possible, directly carries out raceway groove P type ion doping in the time of epitaxy Si layer, do not need so the follow-up channel ion injection technology of carrying out again, forms structure as Figure 14 (a) with (b).

Form after the inversion mode NMOSFET structure of upper strata, draw the PMOSFET of lower floor and the each port of upper strata NMOSFET by the metal interconnected technique in rear road.

Refer to Fig. 1 (a), Fig. 1 (b), Fig. 1 (c), Fig. 1 (a) is depicted as the plan structure schematic diagram of the double-deck isolation of semiconductor nanowire MOS FET of the inventive method formation.Fig. 1 (b) is depicted as the sectional structure schematic diagram of Fig. 1 (a) along X-X ' direction.Fig. 1 (c) is depicted as the sectional structure schematic diagram of Fig. 1 (a) along Y-Y ' direction.Described double-deck isolation of semiconductor nanowire MOS FET 1 comprises Semiconductor substrate 10, the first semiconductor nanowires MOSFET 11, the second semiconductor nanowires MOSFET 12, be arranged on the spacer medium layer 13 between described the first semiconductor nanowires MOSFET 11 and described the second semiconductor nanowires MOSFET12, be arranged on the oxygen buried layer 14 between described the first semiconductor nanowires MOSFET 11 and described Semiconductor substrate 10, be arranged on the first source area 110 of described the first semiconductor nanowires MOSFET 11, the first insulating medium layer 113 between the first drain region 111 and first grid polar region 112, be arranged on the second source area 120 of described the second semiconductor nanowires MOSFET 12, the second insulating medium layer 123 between the second drain region 121 and second gate polar region 122, be arranged between described spacer medium layer 13 and described oxygen buried layer 14 and be positioned at described the first semiconductor nanowires MOSFET 11 1 sides and with described the first source area 110, the 3rd insulating medium layer 114 that the first drain region 111 and first grid polar region 112 are connected, with described the 3rd insulating medium layer 114 be towards arrange and with described the second source area 120, the 4th insulating medium layer 124 that the second drain region 121 and second gate polar region 122 connect, and be separately positioned on described spacer medium layer 13 and described the first source area 110, the first conductive layer 115 between the first drain region 111 and first grid polar region 112 and be separately positioned on the second source area 120, second conductive layer 125 that differs from described spacer medium layer 13 1 side of the second drain region 121 and second gate polar region 122.

In conjunction with consulting Fig. 1 (a), Fig. 1 (b) and Fig. 1 (c), Figure 2 shows that the perspective view of the double-deck isolation of semiconductor nanowire MOS of the present invention FET 1.The first semiconductor nanowires MOSFET 11 further comprise laterally through described first grid polar region 112 and be arranged on described the first source area 110 with described the first drain region 111 between the first semiconductor nanowires 116, and ring wraps and is arranged on described the first semiconductor nanowires 116 outsides the first grid oxide layer 117 between described the first semiconductor nanowires 116 and described first grid polar region 112.

The second semiconductor nanowires MOSFET 12 of the double-deck isolation of semiconductor nanowire MOS of the present invention FET 1 further comprise laterally through described second gate polar region 122 and be arranged on described the second source area 120 with described the second drain region 121 between the second semiconductor nanowires 126, and ring wraps and is arranged on described the second semiconductor nanowires 126 outsides the second gate oxide layer 127 between described the second semiconductor nanowires 126 and described second gate polar region 122.Described the first semiconductor nanowires 116 is spatially stacked with described the second semiconductor nanowires 126, and has the cross section structure of circle, laterally track type or longitudinal racetrack.

The width perpendicular to described the first semiconductor nanowires 116 of the first source area 110, the first drain region 111 is greater than the diameter of the first semiconductor nanowires 116, the width perpendicular to the second semiconductor nanowires 126 of described the second source area 120, the second drain region 121 is greater than the diameter of the second semiconductor nanowires 126, so the roomy fin-shaped in thin two ends in the middle of being when the double-deck isolation of semiconductor nanowire MOS of the present invention FET 1 overlooks.Because the first semiconductor nanowires MOSFET 11 is PMOSFET, the second semiconductor nanowires MOSFET 12 is NMOSFET, and PMOSFET adopts (110) surface orientation silicon layer in the present invention, NMOSFET adopts (100) surface orientation silicon layer.Due in low temperature lift-off technology, along with the increase of Hydrogen Vapor Pressure, crack is tended to, along the growth of (100) crystal orientation, therefore more easily carry out silicon layer along (100) crystal orientation and peel off more, therefore the PMOSFET+ of lower floor upper strata NMOSFET pattern can facilitate layer transfer process to realize.

The first insulating medium layer 113 is being set to avoid the phase mutual interference between the first source area 110, the first drain region 111 and first grid polar region 112 between the first source area 110, the first drain region 111 and first grid polar region 112.The second insulating medium layer 123 is being set to avoid the phase mutual interference between the second source area 120, the second drain region 121 and second gate polar region 122 between the second source area 120, the second drain region 121 and second gate polar region 122.Between the first semiconductor nanowires MOSFET 11 and Semiconductor substrate 10, oxygen buried layer 14 is set, described the first semiconductor nanowires MOSFET 11 is isolated with described Semiconductor substrate 10, effectively reduce leakage current, thereby improve device performance.

Figure 3 shows that the perspective view of the complete field-effect transistor forming through follow-up semiconductor preparing process.The first semiconductor nanowires MOSFET 11 can draw electrode by the 4th insulating medium layer 124 from the first conductive layer 115, to form respectively the first source electrode 118a, the first drain electrode 118b and first grid 119.Described the second semiconductor nanowires MOSFET 12 can draw electrode by the second conductive layer 125 being positioned on the second source area 120, the second drain region 121 and second gate polar region 122, to form respectively the second source electrode 128a, the second drain electrode 128b and second grid 129.

In sum, the first semiconductor nanowires MOSFET of the double-deck isolation of semiconductor nanowire MOS of the present invention FET and the second semiconductor nanowires MOSFET pass through spacer medium interlayer every, can completely independently carry out process debugging, and device integrated level is high.Meanwhile, it is PMOSFET that the present invention adopts the first semiconductor nanowires MOSFET, and the structural design that the second semiconductor nanowires MOSFET is NMOSFET can facilitate layer transfer process to realize, and is applicable to forward position nano-device technical field.

Above specific embodiments of the invention be have been described in detail, but it is just as example, the present invention is not restricted to specific embodiment described above.To those skilled in the art, any equivalent modifications that the present invention is carried out and alternative also all among category of the present invention.Therefore, equalization conversion and the amendment done without departing from the spirit and scope of the invention, all should contain within the scope of the invention.

Claims (8)

1. a method of preparing grid type inversion mode SiNWFET after double-deck SOI crystallographic orientation, is characterized in that, comprises following sequential steps:
Step 1: successively form the channel region N-type Implantation on SiGe layer, Si layer and SiGe layer and soi wafer at SOI top layer:
Step 2: device is carried out to photoetching process, and etching forms fin-shaped active area, removes the SiGe layer in fin-shaped active area, forms the silicon nanowires of SiNWFET raceway groove;
Step 3: deposit spacer medium layer on device;
Step 4: the PMOS of lower floor is carried out to source-drain area Implantation and annealing,
Step 5: carry out photoetching and selective etch and form gate trench on the spacer medium layer above the silicon nanowires of SiNWFET raceway groove, expose silicon nanowires in described gate trench;
Step 6: device is being carried out to gate oxidation layer process, at SiNW and substrate and source and drain areas surface formation SiO 2or SiON or high K medium layer or its mixed layer; At grid oxic horizon deposit grid material, device is carried out to metal, the semiconducting alloy PROCESS FOR TREATMENT formation SiNW of lower floor inversion mode PMOSFET structure again;
Step 7: the ILD layer that deposits the PMOSFET of lower floor on device, on ILD layer surface, Si bonding pad and be prepared with the support chip low-temperature bonding processing of (110)/<110>SiNW PMOSFET below, makes to form on ILD layer one (100) surface orientation Si layer;
Step 8: repeat the step described in above-mentioned steps 1 to 6 on the Si layer forming in upper step, adopt low temperature method to form upper strata SiNW inversion mode NMOSFET structure, described Si layer selects P type ion to carry out the ion doping of raceway groove;
Step 9: draw the PMOSFET of lower floor and the each port of upper strata NMOSFET by the metal interconnected technique in rear road.
2. method according to claim 1, it is characterized in that, in described step 1, be included in top layer silicon surface extension one deck (110) surface orientation SiGe or Ge layer, adopt germanium oxidation concentration method to carry out oxidation processes to wafer and form SiGe layer, remove the SiO on SiGe layer 2layer exposes SiGe layer.
3. method according to claim 1, is characterized in that, the SiGe layer in described removal fin-shaped active area adopts time normal pressure chemical vapour phase processes, with the H of 600~800 DEG C 2carry out selective etch with HCl mist, wherein the dividing potential drop of HCl is greater than 300torr.
4. method according to claim 1, is characterized in that, the cross sectional shape of the silicon nanowires of described SiNWFET raceway groove is circular, horizontal racetrack or longitudinal racetrack.
5. method according to claim 1, is characterized in that, described grid oxic horizon process using furnace oxidation, Quick Oxidation or atomic layer deposition technology.
6. method according to claim 5, is characterized in that, described high K medium layer is HfO 2, Al 2o 3, ZrO 2or its mixture material.
7. method according to claim 1, is characterized in that, described grid material is selected polysilicon, amorphous silicon, metal oxide or its composition, and described metal oxide is the metal oxide of aluminium or titanium or tantalum.
8. method according to claim 1, is characterized in that, described ILD layer is SiO 2the low k silicon dioxide layer of carbon containing of layer or microcellular structure.
CN201210136020.2A 2012-05-04 2012-05-04 Method for preparing double-layer SOI (Silicon on Insulator) mixed crystal orientation rear grid type inverted mode SiNWFET (Silicon Nano Wire Field Effect Transistor) CN102709245B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201210136020.2A CN102709245B (en) 2012-05-04 2012-05-04 Method for preparing double-layer SOI (Silicon on Insulator) mixed crystal orientation rear grid type inverted mode SiNWFET (Silicon Nano Wire Field Effect Transistor)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201210136020.2A CN102709245B (en) 2012-05-04 2012-05-04 Method for preparing double-layer SOI (Silicon on Insulator) mixed crystal orientation rear grid type inverted mode SiNWFET (Silicon Nano Wire Field Effect Transistor)

Publications (2)

Publication Number Publication Date
CN102709245A CN102709245A (en) 2012-10-03
CN102709245B true CN102709245B (en) 2014-06-04

Family

ID=46901906

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201210136020.2A CN102709245B (en) 2012-05-04 2012-05-04 Method for preparing double-layer SOI (Silicon on Insulator) mixed crystal orientation rear grid type inverted mode SiNWFET (Silicon Nano Wire Field Effect Transistor)

Country Status (1)

Country Link
CN (1) CN102709245B (en)

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1855390A (en) * 2005-03-24 2006-11-01 三星电子株式会社 Semiconductor device having a round-shaped nano-wire transistor channel and method of manufacturing same
CN101207113A (en) * 2006-12-19 2008-06-25 台湾积体电路制造股份有限公司 Semiconductor structure and manufacturing method thereof
CN101404257A (en) * 2007-10-05 2009-04-08 株式会社东芝 Field effect transistor and method for manufacturing the same
CN102428564A (en) * 2009-05-21 2012-04-25 国际商业机器公司 Nanowire mesh FET with multiple threshold voltages

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2905197B1 (en) * 2006-08-25 2008-12-19 Commissariat Energie Atomique Method for producing a device comprising a structure provided with one or more microwires or nano-threads based on a compound of si and ge, by germanium condensation
US20080135949A1 (en) * 2006-12-08 2008-06-12 Agency For Science, Technology And Research Stacked silicon-germanium nanowire structure and method of forming the same
JP5553266B2 (en) * 2008-06-09 2014-07-16 独立行政法人産業技術総合研究所 Fabrication method of nanowire field effect transistor

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1855390A (en) * 2005-03-24 2006-11-01 三星电子株式会社 Semiconductor device having a round-shaped nano-wire transistor channel and method of manufacturing same
CN101207113A (en) * 2006-12-19 2008-06-25 台湾积体电路制造股份有限公司 Semiconductor structure and manufacturing method thereof
CN101404257A (en) * 2007-10-05 2009-04-08 株式会社东芝 Field effect transistor and method for manufacturing the same
CN102428564A (en) * 2009-05-21 2012-04-25 国际商业机器公司 Nanowire mesh FET with multiple threshold voltages

Also Published As

Publication number Publication date
CN102709245A (en) 2012-10-03

Similar Documents

Publication Publication Date Title
US9293582B2 (en) Hybrid fin field-effect transistor structures and related methods
US9947775B2 (en) Replacement III-V or germanium nanowires by unilateral confined epitaxial growth
TWI658592B (en) Thermionically-overdriven tunnel fets and methods of fabricating and operating the same
US10032773B2 (en) FinFET with reduced capacitance
US9991261B2 (en) Gate-all-around nanowire device and method for manufacturing such a device
US9647117B2 (en) Apparatus and method for forming semiconductor contacts
US9905476B2 (en) Alternative threshold voltage scheme via direct metal gate patterning for high performance CMOS FinFETs
US20160225916A1 (en) Stacked nanowire device with variable number of nanowire channels
KR101657813B1 (en) Vertical transistor and method acturing the same
US8742511B2 (en) Double gate planar field effect transistors
US9837414B1 (en) Stacked complementary FETs featuring vertically stacked horizontal nanowires
TWI643342B (en) Column iv transistors for pmos integration
CN107887274B (en) Semiconductor device using stress memorization technique, method of manufacturing the same, and electronic apparatus
US9362308B2 (en) Semiconductor device having finFET structures and method of making same
US9245903B2 (en) High voltage metal oxide semiconductor field effect transistor integrated into extremely thin semiconductor on insulator process
US10396214B2 (en) Method of fabricating electrostatically enhanced fins and stacked nanowire field effect transistors
US20200098897A1 (en) Extension region for a semiconductor device
US9966440B2 (en) Tin doped III-V material contacts
KR101560112B1 (en) Self-aligned contact metallization for reduced contact resistance
TWI506706B (en) Methods for forming fins for metal oxide semiconductor device structures
US8466451B2 (en) Single gate inverter nanowire mesh
CN103329244B (en) There is the graphene device of local double grid
US8994072B2 (en) Reduced resistance SiGe FinFET devices and method of forming same
US9184301B2 (en) Planar and nanowire field effect transistors
TWI628797B (en) Conversion of strain-inducing buffer to electrical insulator

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant