CN102708083B - Peripheral component interconnect (PCI) interface device capable of distributing interface address of low order input and output interface - Google Patents

Peripheral component interconnect (PCI) interface device capable of distributing interface address of low order input and output interface Download PDF

Info

Publication number
CN102708083B
CN102708083B CN201210148525.0A CN201210148525A CN102708083B CN 102708083 B CN102708083 B CN 102708083B CN 201210148525 A CN201210148525 A CN 201210148525A CN 102708083 B CN102708083 B CN 102708083B
Authority
CN
China
Prior art keywords
pci
interface
device
port
data
Prior art date
Application number
CN201210148525.0A
Other languages
Chinese (zh)
Other versions
CN102708083A (en
Inventor
林明政
简楷桐
Original Assignee
昆山三泰新电子科技有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 昆山三泰新电子科技有限公司 filed Critical 昆山三泰新电子科技有限公司
Priority to CN201210148525.0A priority Critical patent/CN102708083B/en
Publication of CN102708083A publication Critical patent/CN102708083A/en
Application granted granted Critical
Publication of CN102708083B publication Critical patent/CN102708083B/en

Links

Abstract

The invention relates to a peripheral component interconnect (PCI) interface device capable of distributing an interface address of a low order input and output interface. The PCI interface device comprises an addressing circuit, a PCI controller and a device controller, wherein the PCI controller is connected to the addressing circuit and a PCI interface port, the device controller is connected to the PCI controller and a device interface port, the addressing circuit is provided with the interface address, data from the controller of the device interface port are added into the interface address by means of the PCI controller, the interface address is transmitted to the PCI interface port by means of a PCI sending and receiving program, data which are marked with the interface address are received by the PCI interface port, the data are extracted and then transmitted to the device controller, the device controller is used for converting corresponding data for the device interface port to the device interface port, and accordingly, according to the PCI interface device, the interface address of the low order input and output interface can be used for transmitting the data.

Description

The pci interface device of its interface IP address of low order input/output port can be distributed

Technical field

The present invention is a kind of computer interface unit, espespecially a kind of pci interface device distributing its interface IP address of low order input/output port.

Background technology

In traditional microcomputer system, be through input equipment and output equipment and user and link up; Wherein above-mentioned input equipment compares and common are mouse or keyboard; Then have screen display, loudspeaker or printer in output equipment; But, be that input equipment or output equipment at least all can contact through a computer interface and above-mentioned microcomputer system, these interfaces are referred to as " port " (Port) ﹔ and in microcomputer system, are generally through this port obtain the data of this input equipment or give this output equipment by data; Again for general conventional input equipment and output equipment, early stage AT/286/386/486 microcomputer system all defines also the interface IP address having this port corresponding, please refer to shown in following table:

000~01F No. 1 dma controller (8237) 200~207 GAME I/O 020~03F No. 1 interrupt control unit (8259A) 278~27F LPT2 022~012 CHIPSET Control Registers.I/O port. 2B0~2DF GRAPHICS Adapter Controller 040~05F Timer (8254) 2F8~2FF COM2 060~06F Keyboard Control IC (8742) 300~31F Prototype card (Proto Type Card) 070~07F Real Time Colck and NMI interrupts 360~36F PC network 080~09F The page buffer (74LS612) that DMA is used 378~37F LPT1 0A0~0BF No. 2 interrupt control units (8259A) 380~38F SDLC communication/Binary Synchronous Communication (No. 2) 0C0~0DF No. 2 dma controllers (8237) 3A0~3AF SDLC communication/Binary Synchronous Communication (No. 1) 0F0 In order to the BUSY signal of Clear mathematics coprocessors 3B0~3BF Black and white screen and printer adapter 0F1 In order to Reset mathematics coprocessors 3C0~3CF EGA card 0F8~0FF Mathematics coprocessors 3D0~3DF Color drawing screen adapter (CGA) 1F0~1F8 Hard disk 3F0~3F7 Floppy drive controls adapter 3F8~3FF COM1

The interface IP address correspondence table of AT/286/386/486

As seen from the above table, above-mentioned microcomputer system at least in have the low order input/output port (Legacy I/O Port) that 27 groups of interface IP addresses substantially commonly used adopt for various distinct device and use, the interface IP addresses such as such as 0x278 ~ 0x27F, 0x378 ~ 0x37F and 0x3BC ~ 0x3BF provide the printer that adopts port arranged side by side (Parallel Port) or miscellaneous equipment uses; Therefore at present microcomputer system still retains these interface IP addresses and uses to provide these ports, and the traditional industry equipment making microcomputer system can pass through those ports corresponding with it connects each other.

Along with making rapid progress of current science and technology, various microcomputer system all adopts comparatively new-type interface port, the interface port of such as comparatively new-type at present PCI or PCIe; So once upgrading or change above-mentioned microcomputer system, formerly arrange low order input/output port, such as namely the industrial equipment of port, serial port etc. cannot contact use with current microcomputer system side by side.Although market has the PCI adapter that a kind of PCI port turns low order input/output port at present, but be plug and play framework due to PCI or PCIe interface port, resource or the interface IP address of its input/output port are redistributed by microcomputer system, and at present microcomputer system all sets not to distribute with the interface IP address of low order input/output port and gives this PCI Shi Pei Ka ﹔ therefore, the interface IP address of the interface IP address that the PCI adapter that above-mentioned PCI port turns low order input/output port uses and non-aforementioned low order input/output port, and then cause the interface IP address of those low order input/output ports to be used, therefore be necessary to improve further for said circumstances.

Summary of the invention

Because the PCI adapter that above-mentioned PCI port turns low order input/output port cannot use the interface IP address of low order input/output port; Therefore main purpose of the present invention is to provide a kind of pci interface device distributing its interface IP address of low order input/output port.

Technical way used in order to achieve the above object makes this pci interface device that can distribute its interface IP address of low order input/output port, and it includes:

One addressing circuit is the interface IP address being set with at least one group of low order input/output port;

One pci controller is connected to this addressing circuit and a PCI interface port, and read the interface IP address of the low order input/output port wherein set by one group of this addressing circuit; Wherein this pci controller with PCI transmitting/receiving program, one data is added this interface IP address to be sent to this PCI interface port, and receive the data being labeled with above-mentioned interface IP address from this PCI interface port; And

One device controller is connected to this pci controller and an equipment interface port; Be above-mentioned data are converted to should the device data of equipment interface port, and the said equipment data are sent to this equipment interface port; Be converted to these data be sent to this pci controller from this this device data of equipment interface port accepts again.

From said structure, pci controller of the present invention is the interface IP address by the wherein one group of low order input/output port read set by this addressing circuit, and this interface IP address to be added in data sending and receiving in this PCI interface port; Therefore, aforesaid microcomputer system can be accessed traditional industry equipment through the interface IP address of low order input/output port, and then the interface IP address of low order input/output port can be used.

Accompanying drawing explanation

Fig. 1 is the circuit theory diagrams that the present invention can distribute the pci interface device of its interface IP address of low order input/output port.

Fig. 2 is the sequential charts of pci interface device of the present invention write data to microcomputer system.

Fig. 3 is that pci interface device of the present invention reads the sequential chart of data from microcomputer system.

Fig. 4 is the structural representation of pci interface application of installation of the present invention on adapter.

Primary clustering symbol description:

10: addressing circuit; 11: address selection switch;

20:PCI controller; 21:PCI interface port;

30: device controller; 31: equipment interface port;

40:PCI device identification device.

Detailed description of the invention

For the benefit of to the understanding of the structure of pci interface device of the present invention, be illustrated below in conjunction with drawings and Examples.

Please refer to shown in Fig. 1, for the present invention can distribute the pci interface device of its interface IP address of low order input/output port, it includes:

One addressing circuit 10 is the interface IP addresses being set with at least one group of low order input/output port; In the present embodiment, the built-in plural groups interface IP address of this addressing circuit 10, and be connected to an address selection switch 11, a wherein group interface address of this addressing circuit is set by this address selection switch 11; Wherein its scope of interface IP address of above-mentioned low order input/output port is selected from 0x000 ~ 0x7FF address realm; Again in the present embodiment, in above-mentioned addressing circuit 10, have three group interface addresses (0x278 ~ 0x27F, 0x378 ~ 0x37F and 0x3BC ~ 0x3BF);

One pci controller 20 is connected to this addressing circuit 10 and PCI interface port 21, and read the interface IP address of wherein one group of this low order input/output port set by addressing circuit 10; Wherein this pci controller 20 with PCI transmitting/receiving program, one data is added this interface IP address to be sent to this PCI interface port 21, and receive the data being labeled with above-mentioned interface IP address from this PCI interface port 21; In the present embodiment, this PCI interface port 21 includes a pci data bus (AD) and a PCI control bus (Frame, C/BE, IRDY, Devsel and TRDY), and this pci controller 20 is in time performing this PCI transmitting/receiving program, control this PCI control bus, these data and this interface IP address are sent to this pci data bus, and receive the data being labeled with interface IP address from this pci data bus; And

One device controller 30 is connected to this pci controller 20 and equipment interface port 31; Be above-mentioned data are converted to should the device data of equipment interface port 31, and the said equipment data are sent to this equipment interface port 31; Be converted to above-mentioned data be sent to this pci controller 20 from these equipment interface port 31 receiving equipment data again; In the present embodiment, the said equipment interface port 31 is corresponding aforementioned interface addresses (0x378 ~ 0x37F) is port arranged side by side (LPT1).

Please refer to shown in Fig. 2 and Fig. 3, when this PC I controller is for reading and writing with PCI read-write program microcomputer system through the interface IP address (0x378) of low order port arranged side by side (LPT1), be make this PCI control bus (Frame, C/BE, IRDY, Devsel and TRDY) produce corresponding signal, and through this pci data bus (AD), its interface IP address (0x378) be sent to this microcomputer system; Then wait until that this micro computer is through its PCI control bus when responding this pci controller 20, this pci controller 20 just carries out the transmission of data through this pci data bus and this microcomputer system.

Moreover, because current PCI interface port 21 is in the use of microcomputer system, should be that just through aforesaid control bus and data/address bus, the equipment to insertion PCI interface port 21 is read and write first through scanning and the equipment that has been confirmed whether is inserted in this PCI interface port 21 for computer system; Therefore, if the only independent PCI interface port 21 the present invention inserted in microcomputer system, and when using together with any equipment simultaneously; This microcomputer system can be sent any device sequence number and is supplied to the distribution that this microcomputer system carries out resource and interface IP address because the present invention there is no; Then, the supply of stop frequency signal (Clock) immediately, and then make various read-write motion all cannot the Hang ﹔ of Jin therefore, make this can distribute the pci interface device of its interface IP address of low order input/output port for this reason, include further:

One PCI device identification device 40, is electrically connected to this pci controller 20, and exports a device sequence number and give this pci controller 20; Wherein this pci controller 20 exports received device sequence number to this PCI interface port 21; In the present embodiment, this PCI device identification device 40 is for a PCI turns ISA bridger.

Because this pci controller 20 can export device sequence number to PCI interface port 21 by this PCI device identification device 40; Therefore, aforesaid microcomputer system can learn by this really to have equipment to be inserted in this PCI interface port 21.

Please refer to shown in Fig. 4, is the exemplary be applied particularly to for the present invention on adapter, and wherein above-mentioned address selection switch 11 is for thumb-acting switch and is together integrated on same adapter with the present invention; If during the low order I/O port address that user needs switching use different, as port arranged side by side, (LPT1, LPT2 or Print Port) ﹔ then can by this address selection switch 11 of switching, and then the corresponding interface IP address exporting different input/output port, as 0x378,0x278,0x3BC; Thus, the person of being easy to use according to the current equipment interface port adjustment Jie Kou Di Zhi ﹔ corresponding with it moreover, this addressing circuit 10 is except exporting except the interface IP address of wherein one group of low order input/output port according to the selection of this address selection switch 11, also can directly in have an address setting program, for setting this at least one group interface address; In the present embodiment, address above mentioned selector switch 11 is configured with one for the assigned switch of address above mentioned setting program; When this assigned switch is opened, this addressing circuit 10 through this address setting program select its Jie Kou Di Zhi ﹔ again when this assigned switch is closed this addressing circuit 10 through this address selection switch 11, select its interface IP address.

To sum up, pci controller 20 of the present invention be the interface IP address that directly provides by this addressing circuit 10 by these data sending and receiving to this PCI interface port 21; Therefore, make to be inserted with the interface IP address that microcomputer system of the present invention directly uses low order input/output port, make pci interface device effectively can utilize the interface IP address of low order input/output port.

Claims (5)

1. can distribute a pci interface device for its interface IP address of low order input/output port, it includes:
One addressing circuit, more comprise an address setting program, this addressing circuit connects an address selection switch, this addressing circuit is for selecting this address selection switch or this address setting program, and this address selection switch and this address setting program set the interface IP address of at least one group of low order input/output port;
One pci controller is connected to this addressing circuit and a PCI interface port, and read the interface IP address of the low order input/output port wherein set by one group of this addressing circuit; Wherein this pci controller with PCI transmitting/receiving program, one data is added this interface IP address to be sent to this PCI interface port, and receive the data being labeled with above-mentioned interface IP address from this PCI interface port;
One device controller is connected to this pci controller and an equipment interface port; Be above-mentioned data are converted to should the device data of equipment interface port, and the said equipment data are sent to this equipment interface port; Be converted to these data be sent to this pci controller from this this device data of equipment interface port accepts again; And
One PCI device identification device, is electrically connected to this pci controller, and exports a device sequence number and give this pci controller, and this pci controller exports received device sequence number to this PCI interface port.
2. the pci interface device distributing its interface IP address of low order input/output port according to claim 1, this address selection switch is thumb-acting switch.
3. the pci interface device distributing its interface IP address of low order input/output port according to any one of claim 1 to 2, wherein the interface IP address of above-mentioned low order input/output port is selected from 0x000 ~ 0x7FF address realm.
4. the pci interface device distributing its interface IP address of low order input/output port according to claim 1, this PCI device identification device is for a PCI turns ISA bridger.
5. the pci interface device distributing its interface IP address of low order input/output port according to any one of claim 1 to 2, this PCI interface port includes a pci data bus and a PCI control bus, and this pci controller is in time performing this PCI transmitting/receiving program, control this PCI control bus, these data and this interface IP address are sent to this pci data bus, and receive the data being labeled with interface IP address from this pci data bus.
CN201210148525.0A 2012-05-16 2012-05-16 Peripheral component interconnect (PCI) interface device capable of distributing interface address of low order input and output interface CN102708083B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201210148525.0A CN102708083B (en) 2012-05-16 2012-05-16 Peripheral component interconnect (PCI) interface device capable of distributing interface address of low order input and output interface

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201210148525.0A CN102708083B (en) 2012-05-16 2012-05-16 Peripheral component interconnect (PCI) interface device capable of distributing interface address of low order input and output interface

Publications (2)

Publication Number Publication Date
CN102708083A CN102708083A (en) 2012-10-03
CN102708083B true CN102708083B (en) 2015-03-25

Family

ID=46900879

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201210148525.0A CN102708083B (en) 2012-05-16 2012-05-16 Peripheral component interconnect (PCI) interface device capable of distributing interface address of low order input and output interface

Country Status (1)

Country Link
CN (1) CN102708083B (en)

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN2795941Y (en) * 2005-03-16 2006-07-12 张维 ISA-PCI bus interface conversion board card device
CN100468364C (en) * 2007-03-19 2009-03-11 威盛电子股份有限公司 Storage access system and its memory access method
CN201754277U (en) * 2010-06-25 2011-03-02 北京国科环宇空间技术有限公司 Data exchange processing device based on PCI-E
CN202720576U (en) * 2012-05-16 2013-02-06 昆山三泰新电子科技有限公司 Interface device for switching low-order input/output port to peripheral component interconnect (PCI) interface port

Also Published As

Publication number Publication date
CN102708083A (en) 2012-10-03

Similar Documents

Publication Publication Date Title
US6845420B2 (en) System for supporting both serial and parallel storage devices on a connector
TW522329B (en) Network based KVM switching system
US7657688B2 (en) Dynamically allocating lanes to a plurality of PCI express connectors
TW514791B (en) Structure, method and related control chip for accessing device of computer system with system management bus
US8521929B2 (en) Virtual serial port management system and method
US20130013829A1 (en) Mechanism to flexibly support multiple device numbers on point-to-point interconnect upstream ports
US7945721B1 (en) Flexible control and/or status register configuration
CN101176085B (en) Method and apparatus for improving the performance of usb mass storage devices in the presence of long transmission delays
US7293127B2 (en) Method and device for transmitting data using a PCI express port
CA1229420A (en) Automatic polling sequence for modular computer system with expansion bus
TWI393009B (en) Data sharing and transfer systems and methods
CN100504772C (en) Method and device for identifying an operating system running on a computer system
US5774680A (en) Interfacing direct memory access devices to a non-ISA bus
CN101447923B (en) Duplicate internet protocol address resolution in a fragmented switch stack environment
CN102819447B (en) Direct I/O virtualization method and device used for multi-root sharing system
CN1956265B (en) Connectors
CN102023954B (en) Device with multiple I2C buses, processor, system main board and industrial controlled computer
TW462166B (en) USB-based networking and I/O hub
AU2014301745A1 (en) System and method for extended peripheral component interconnect express fabrics
US5923860A (en) Apparatus, method and system for remote peripheral component interconnect bus using accelerated graphics port logic circuits
US7401168B2 (en) Method and apparatus for communication via serial multi-port, and recording medium
US20040186943A1 (en) Resource sharing apparatus
US20090006708A1 (en) Proportional control of pci express platforms
EP2287746B1 (en) Communication control method, control program, and communication control system
US5889970A (en) Dual purpose apparatus, method and system for accelerated graphics port and peripheral component interconnect

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant