CN102446084B - A timed read information writing control method and apparatus - Google Patents

A timed read information writing control method and apparatus Download PDF

Info

Publication number
CN102446084B
CN102446084B CN201010500223.6A CN201010500223A CN102446084B CN 102446084 B CN102446084 B CN 102446084B CN 201010500223 A CN201010500223 A CN 201010500223A CN 102446084 B CN102446084 B CN 102446084B
Authority
CN
China
Prior art keywords
fifo
data
time
write
read
Prior art date
Application number
CN201010500223.6A
Other languages
Chinese (zh)
Other versions
CN102446084A (en
Inventor
唐平
王茜
罗刚华
Original Assignee
重庆重邮信科通信技术有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 重庆重邮信科通信技术有限公司 filed Critical 重庆重邮信科通信技术有限公司
Priority to CN201010500223.6A priority Critical patent/CN102446084B/en
Publication of CN102446084A publication Critical patent/CN102446084A/en
Application granted granted Critical
Publication of CN102446084B publication Critical patent/CN102446084B/en

Links

Abstract

本发明涉及通信领域,特别是涉及一种定时信息写读控制方法及装置,所述方法在写入数据之前,先对待写入时间FIFO中的数据按由小到大的顺序排序,待写入数据FIFO中的数据也作相应顺序变换,时间值小的先写入;或者,在写入数据后,实时修改写地址指针寄存器WADDR;所述装置的FIFO具有读地址指针寄存器和写地址指针寄存器,用于修改数据FIFO和时间FIFO的读写地址,其中时间FIFO和数据FIFO共用这2个寄存器;本发明能够完成在定时精度下定时信息写读控制的任务,并能够根据FIFO的执行情况,修改FIFO的读写指针,实现FIFO数据的跳转控制;并进一步支持立即发送数据的操作,满足更高的实时性要求。 The present invention relates to communication field, particularly to a method of controlling the timing information writing and reading apparatus, said method prior to writing data, the data writing time to treat the FIFO sort in ascending order, to be written data in the FIFO order change accordingly also, to a small time value is written; or, after writing data, the write address pointer register is modified in real time WADDR; said apparatus having a FIFO pointer register read address and the write address pointer register for modifying the data FIFO and the FIFO the read address time, wherein the time data FIFO and FIFO registers share these two; the task of the present invention can be written at a timing accuracy of timing information of the read control, and according to the implementation of the FIFO, a read-write pointer of the FIFO, the FIFO data realize jump control; and further support the operation of transmitting the data immediately, to meet the higher real-time requirements.

Description

一种定时信息写读控制方法及装置 A timed read information writing control method and apparatus

技术领域 FIELD

[0001]本发明涉及通信领域,特别是涉及一种定时信息写读控制方法及装置。 [0001] The present invention relates to the field of communications, particularly to a read-write timing information control method and apparatus.

背景技术 Background technique

[0002]当前第三代移动通信系统日趋成熟,第四代移动通信技术也开始发展。 [0002] The current third generation mobile communication system matures, fourth generation mobile communication technology began to develop. 在第三代和第四代移动通信中,终端与网络之间的定时关系要求越来越严格,系统的定时精度的要求也越来越来高,对基带控制定时射频器件(包括:射频芯片、功率放大器件、天线开关、双工器件、模拟基带芯片等)也提出了更为严格的要求。 In the third and fourth generation mobile communications, the timing relationship between the terminal and the network requires more stringent requirements of the system timing accuracy to increasingly high, the timing of the baseband control RF devices (including: a radio frequency chip , Power amplifier, an antenna switch, duplex device, analog baseband chip, etc.) is also made more stringent requirements. 在移动终端中定时信息写读控制装置通常是一个数据先进先出(简称FIFO)存储器用来存放命令字、一个时间FIFO用来存放定时的事件信息,一个比较器用来比较当前的计数值和时间FIFO的当前取值。 In the mobile terminal timing information writing and reading control means it is generally a data FIFO (referred FIFO) memory used to store a command word, a FIFO is used to store the time information of the timing of the event, a comparator for comparing the count value and the current time FIFO's current value. 这种装置的弊端是,所有事件必须严格按照写入的顺序执行,无法丢弃实际中不需要执行的数据,且在定时执行过程中无法插入实时性更高的事件执行。 The drawbacks of this apparatus is that all events must be performed in strict accordance with a sequential write, you can not discard the data need not be performed in practice, and real-time events can not be inserted in the course of performing a timing later execution.

[0003]中国专利公开号CN1937424提供了一种定时控制装置(如附图1所示),时间FIFO中的定时数据和数据FIFO中的定时数据一一对应,在使用时按照先写数据FIF0,再写时间FIFO的顺序进行,当判断到时间FIFO中的值与帧计数的值相同时,就将对应的数据FIFO中的数据发出,以此类推。 [0003] Chinese Patent Publication No. CN1937424 provides a timing control means (e.g., 1 shown in the drawings), the time data and the timing of the FIFO in the FIFO data correspond timing data, when used in accordance with the first write data of FIF0, FIFO write is performed in order of time, the time when the data is determined to a value of the FIFO and the frame count value is the same, the corresponding data in the FIFO will be issued, and so on. 此装置虽然硬件结构简单,但是却存在2点明显的不足:1)、当先往时间FIFO写入的值大于后往时间FIFO写入的值时,随后的定时信息必须等前面的定时信息执行完毕后才能执行,同时执行完前一次的定时信息后,帧计数的值已经大于后一次的定时信息,则后一次的定时信息必须等到下一帧的定时到达后才执行,即后续写入的定时信息无法跳序执行;2)、无法提供立即发送数据的功能,在第三代和第四代移动通信中,对射频器件的定时要求越来越高,需要某些控制信息能够不用等待定时信息而立即执行,以提高定时信息写读控制实时性,然而现有技术无法提供立即的控制,所有的控制都必须严格的按照时间FIFO的写入顺序执行。 This hardware configuration of the device is simple, but the presence of two points obvious shortcomings: 1), the value of the write head to the FIFO is greater than the time value to the time that the FIFO, followed by timing information and the like in front of the timing information must be finished after to perform, at the same time be completed before execution timing of a timing information, has a frame count value is greater than the timing information, the timing information after a timer to wait until after the arrival of the next frame is performed, i.e., the subsequent writing information can not jump order execution; 2), can not provide the ability to send data immediately, in the third and fourth generation mobile communications, a radio frequency device timing requirements of increasingly high, the control information can require certain timing information without waiting the immediate implementation, in order to improve the timing information write read real-time control, however, the prior art can not provide immediate control, all the controls are to be strictly enforced order of the writing time FIFO.

发明内容 SUMMARY

[0004]本发明解决的问题在于提供后续写入的定时信息能够跳序执行的定时信息写读控制方法及装置。 [0004] The problem addressed by the invention is to provide a subsequent write timing information can hop-order execution timing information read write control method and apparatus.

[0005]为解决以上问题,本发明提出一种定时信息写读控制方法,包括先进先出FIFO存储器写数据和从先进先出FIFO存储器中读出数据的步骤, [0005] In order to solve the above problems, the present invention provides a method of controlling a read write timing information, comprising the step of first in first out FIFO memory write data and read data from the FIFO in the FIFO memory,

[0006]所述向FIFO写数据为待写入时间FIFO中的数据与待写入数据FIFO中的数据一一对应,在写入时,先写数据FIF0,再写时间FIF0,将时间FIFO和数据FIFO的写地址指针寄存器WADDR加I后,重复先写数据FIF0,再写时间FIFO过程,以此类推,直到写入完成; [0006] The data written to the FIFO and the data to be written to the data FIFO is one-time data to be written into the FIFO, at the time of writing the first write data of FIF0, of FIF0 write time, and the time FIFO after the data in the FIFO write address pointer register plus WADDR I, the first repeat of FIF0 write data, write FIFO process time, and so on until the write is completed;

[0007]所述从FIFO中读出数据为在读出数据时,先读出当前时间FIFO中的值,并与当前帧计数的值比较,若帧计数的值与当前时间FIFO中的值相等,则从数据FIFO中读出数据,时间FIFO和数据FIFO的读地址指针寄存器加I,以此类推,直到读出数据完成。 [0007] The read data is compared with the count value of the current frame from the FIFO for reading data, first read the current time value in FIFO, and, if the value of the frame count value is equal to the current time in the FIFO , data is read from the FIFO data, time data and FIFO the FIFO read address pointer register plus I, and so on, until the read data is completed.

[0008]在写入数据之前,先对待写入时间FIFO中的数据按由小到大的顺序排序,待写入数据FIFO中的数据也作相应顺序变换,时间值小的先写入;或者,在写入数据时,实时修改写地址指针寄存器WADDR。 [0008] Before writing data, the data writing time to treat the FIFO sort in ascending order, the data can be written in the FIFO order change accordingly, a small time value is written to; or , when data is written, the write address pointer register is modified in real time WADDR.

[0009]优选地,在写入数据之前,先确定系统的定时精度,确保向时间FIFO中写入的时间信息是系统定时精度的整数倍。 [0009] Preferably, prior to writing the data, to determine the timing accuracy of the system, to ensure that the time information is written to the FIFO time is an integral multiple of the system timing accuracy.

[0010] 优选地,一次写入过程,写入数据FIFO和时间FIFO的数据个数不能超过FIFO的最大深度; [0010] Preferably, once the writing process, the write data FIFO and the number of times the maximum depth of the FIFO can not exceed the FIFO;

[0011 ]所述最大深度是指:FIFO能够存放的最大数据个数。 The [0011] maximum depth means: the maximum number of data can be stored in the FIFO.

[0012]优选地,每次向时间FIFO写入的时间值是绝对的帧计数值,或者相对当前帧计数的偏移值,或者是相对前一次写入计数值的偏移值。 [0012] Preferably, the time value each time the write FIFO is absolute frame count value, or an offset value relative to the current frame count or a write offset value relative to the previous count value.

[0013]优选地,每次向数据FIFO里面写入的数据可以是含有译码信息的数据,或者不含译码信息的数据,或者是这二种数据的组合。 [0013] Preferably, each time the data is written to the data FIFO contains data which can be decoded information, or data-free decoded information, or a combination of these two data.

[0014] 优选地,所述从FIFO中读出数据为修改读地址指针寄存器(RADDR),将RADDR调整,可以实现FIFO的读指针动态跳转。 [0014] Preferably, the read data is a read address pointer register modification (RADDR), the adjustment RADDR from the FIFO, the FIFO read pointer can achieve dynamic jump.

[0015]优选地,将数据FIFO读出的数据与需要立即发送的数据进行选择,当有立即发送的数据时,对立即发送寄存器(MMDATA)进行操作,优先发送立即发送的数据,再发送数据FIFO读出的数据。 [0015] Preferably, the data FIFO read-out data is selected and data to be transmitted immediately, when data is sent immediately to immediately send register (MMDATA) operates preferentially transmit data to be transmitted immediately, then the data FIFO data read out.

[0016]为解决以上问题,本发明还提出一种定时信息写读控制装置,包括: [0016] In order to solve the above problems, the present invention also provides a read-write timing information control apparatus comprising:

[0017] 二个FIFO: —个时间FIF0,一个数据FIF0,时间FIFO和数据FIFO中的数据——对应,在写入时按照先写数据FIFO,再写时间FIFO的顺序。 [0017] The two FIFO: - time of FIF0, a data of FIF0, data and time data in the FIFO FIFO - corresponds, in writing according to the write data FIFO, the FIFO write order of the time. 在读出时,先读出时间FIFO值,时间FIFO值送入到时间比较单元,当时间比较单元送给数据FIFO的一个控制信号有效时,读出数据FIFO对应值; When read, the first FIFO read time value, the time value sent to the FIFO comparing unit time, when the time comparison unit delivers the data to a FIFO control signal is asserted, a value corresponding to the read data FIFO;

[0018] —个定时计数单元:存储帧计数值和帧长值,帧计数值按照系统所需的最小定时精度计数,其溢出值为帧长值。 [0018] - a timing counting means: stores the value of the frame count and frame length, frame count value from the minimum count timing accuracy required by the system, which is the frame length value overflows. 其中,帧长值和帧计数值作为时间比较器的输入; Wherein the frame length and the frame count value as the input time of the comparator;

[0019 ] —个时间比较单元:用于实时地比较帧计数值和时间FIFO的值,当判断到二者相等时,发送一个控制信号到数据FIF0,随后从数据FIFO中读出一个值,到数据选择单元; [0019] - comparing unit time: means for comparing the value of real time frame count and a FIFO, when it is judged the two are equal, transmits a control signal to the data of FIF0, then reads out a value from the data in the FIFO, the data selecting means;

[0020] 所述FIFO具有读地址指针寄存器(RADDR)和写地址指针寄存器(WADDR),用于修改数据FIFO和时间FIFO的读写地址,其中时间FIFO和数据FIFO共用这2个寄存器,修改这2个寄存器可以实现定时FIFO数据的动态跳转执行。 [0020] The FIFO pointer register having a read address (RADDR) and a write address pointer register (WADDR), the time for modifying the data FIFO and the FIFO read and write addresses, wherein the time data FIFO and FIFO registers share these two, this modification 2 the timing of the FIFO data registers may be implemented dynamically jump executed.

[0021] 优选地,还包括: [0021] Preferably, further comprising:

[0022]立即发送数据寄存器(IMMDATA):用于发送需要立即起效的数据到数据选择单元,提尚定时ί目息与读控制实时性; [0022] Now the transmission data register (IMMDATA): for transmitting data requiring immediate onset to the data selector unit, still provide the timing information to the read head ί real-time control;

[0023]数据选择单元:用于选择发送定时FIFO起效的数据或立即起效的数据,其中,立即起效的数据的优先级大于定时FIFO起效的数据。 [0023] The data selecting unit: means for selecting the transmission timing of data FIFO onset or onset of immediate data, wherein the immediate onset of the priority data is larger than the timing of the onset of FIFO data.

[0024]与现有技术相比,本发明能够完成在定时精度下定时信息写读控制的任务,并能够根据FIFO的执行情况,修改FIFO的读写指针,实现FIFO数据的跳转控制;同时支持立即发送数据的操作,满足更高的实时性要求。 [0024] Compared with the prior art, the present invention is able to complete the task in the write-read control the timing accuracy of the timing information, and according to the implementation of the FIFO, the FIFO read and write pointers modified to achieve FIFO jump control data; while immediately operational support sending data to meet real-time requirements higher.

附图说明 BRIEF DESCRIPTION

[0025]图1为现有技术定时控制装置结构图; [0025] FIG. 1 is a configuration diagram of a prior art timing control apparatus;

[0026]图2为本发明定时信息写读控制装置结构图。 [0026] FIG 2 the timing information writing and reading control means a configuration diagram of the present invention.

具体实施方式 Detailed ways

[0027]为了使本发明的目的、技术方案及优点更加清楚明白,以下结合附图及实施例,对本发明一种定时信息写读控制方法及装置做进一步详细说明,某些公知实现方式不再详述,以避免与本发明的内容存在不必要的混淆。 [0027] To make the objectives, technical solutions and advantages of the present invention will become more apparent hereinafter in conjunction with the accompanying drawings and embodiments of the present invention provides a read-write timing information control method and device described in further detail, in some implementations not known dETAILED to unnecessarily obscure the present invention with the content.

[0028]为解决以上问题,本发明提出一种定时信息写读控制方法,包括: [0028] In order to solve the above problems, the present invention provides a method of controlling a read write timing information, comprising:

[0029] 1、向FIFO写数据 [0029] 1, write data to the FIFO

[0030]待写入时间FIFO中的数据与待写入数据FIFO中的数据一一对应,在写入时,先写数据FIFO,再写时间FIFO,将写地址指针寄存器加I后,重复先写数据FIFO,再写时间FIFO过程,以此类推,直到写入完成; [0030] The time data in the FIFO data to be written correspond to the data in the FIFO to be written when writing the first write data FIFO, FIFO write time, the write address pointer register is incremented after I, first repeat write data FIFO, FIFO write process time, and so on until the write is complete;

[0031]优选地,在写入数据之前,先对待写入时间FIFO中的数据按由小到大的顺序排序,待写入数据FIFO中的数据也作相应顺序变换,时间值小的先写入; [0031] Preferably, before data is written, the data writing time to treat the FIFO sort in ascending order, the data can be written in the FIFO order change accordingly, a small time value to write into;

[0032]或者,在写入数据后,实时修改写地址指针寄存器WADDR。 [0032] Alternatively, the data is written, the write address pointer register is modified in real time WADDR.

[0033] 如:当总共要往时间FIFO写入N个值时,而在位置M(M<N)处的时间值小于位置M-1的时间值,则在时间FIFO和数据FIFO写到M-1时,将原本应该写入M-1位置和M位置的时间值与数据值一起互换,即写入M时刻的时间值和数据值,从而解决前次写入的时间值大于当前写入时间值的问题,使定时FIFO具有很强的容错能力。 [0033] such as: when a total of N values ​​to be written to FIFO time, the position value is less than M-1 at the time position of the time value M (M <N) at, at time FIFO and write FIFO data M -1, the time value to be written originally M-1 and M interchanged with the position data value, i.e., the data writing time value and the time value M, so as to solve the previous time is greater than the value written in the current write time value into question, so that the timing FIFO highly fault tolerant.

[0034]优选地,在写入数据之前,先确定系统的定时精度,确保向时间FIFO中写入的时间信息是系统定时精度的整数倍。 [0034] Preferably, prior to writing the data, to determine the timing accuracy of the system, to ensure that the time information is written to the FIFO time is an integral multiple of the system timing accuracy.

[0035] 如:时分同步码分多址TD-SCDMA系统要求的定时精度为chip,可选取l/Nchip(N =1,2,3,...为系统定时精度,如选取TD的定时精度为l/32chip,选取系统时钟为40.96M,则TD的5ms计数的帧长值为204800,帧计数的溢出值为204800。那么向时间FIFO中写入的值的范围属于{1,204800}。 [0035] such as: the timing accuracy TD-SCDMA system requirements TD-SCDMA is a Chip, can select l / Nchip (N = 1,2,3, ... timing accuracy for the system, such as the timing accuracy select TD of l / 32chip, the system clock is selected 40.96M, TD of the 5ms frame length counted value is 204800, 204800. frame count overflow is then written to the range of values ​​of the time belongs to the FIFO} {1,204800.

[0036] 又如:时分长期演进TDD LTE系统的定时精度为Ts(l/30720s),可选取l/NTs(N = [0036] Another example: timing accuracy TDD LTE long term evolution time division system is Ts (l / 30720s), you can select l / NTs (N =

1,2,3,....)为系统定时精度,如选取LTE的定时精度为Ts,选取系统时钟为30.72M^lJLTE的Ims计数的帧长值为30720,帧计数的溢出值为30720。 1,2,3, ....) is a timing accuracy of the system, such as LTE select timing Ts of accuracy, the system clock is selected 30.72M ^ Ims lJLTE frame length counted value is 30720, the frame count value overflows 30720 . 那么向时间FIFO中写入的值的范围属于{1,30720}。 Then the range of values ​​of the time written to the FIFO belonging 1,30720 {}.

[0037] 优选地,一次写入过程,写入数据FIFO和时间FIFO的数据个数不能超过FIFO的最大深度; [0037] Preferably, once the writing process, the write data FIFO and the number of times the maximum depth of the FIFO can not exceed the FIFO;

[0038]所述最大深度是指:FIFO能够存放的最大数据个数。 [0038] The depth is the maximum: the maximum number of data can be stored in the FIFO.

[0039]优选地,每次向时间FIFO写入的时间值是绝对的帧计数值,或者相对当前帧计数的偏移值,或者是相对前一次写入计数值的偏移值。 [0039] Preferably, the time value each time the write FIFO is absolute frame count value, or an offset value relative to the current frame count or a write offset value relative to the previous count value.

[0040]如: [0040] such as:

[0041 ] I )、绝对的帧计数值:比如待写入的值为1000,则写入时间FIFO中的值为1000,必须等待帧计数的值计数到1000时才起效(定时的时间到达) [0041] I), the absolute frame count value: value to be written, such as 1000, the time value of the FIFO 1000 is written, must wait for the count value of the frame count to 1000 when the onset (timed arrival )

[0042] 2)、相对当前帧计数的偏移值:比如当前帧计数到100,待写入的值为1000,则写入时间FIFO中的值为1100,必须等待帧计数的值计数1100时才起效(定时的时间到达) [0042] 2), relative to the current frame count offset value: for example, the Current Frame Count 100, 1000 is to be written, the time value of the write FIFO 1100, must wait for the count value of the frame count 1100 before onset (timed arrival)

[0043] 3)、相对于前一次写入计数值的偏移值:比如前一次写入时间FIFO的值为100,当前待写入时间FIFO的值为1000,则写入时间FIFO中的值为1100,必须等待帧计数的值计数到1100时,本次写入的时间信息才起效(定时的时间到达)。 [0043] 3), offset with respect to write-once before the count value: for example, a value of the FIFO 100 write time before the current time of the FIFO 1000 is to be written, the time value is written in the FIFO 1100, must wait for the count to the count value of the frame 1100, the time information of the current writing before onset (timed arrival).

[0044]优选地,每次向数据FIFO里面写入的数据可以是含有译码信息的数据,或者是不含译码信息的数据,或者是这二种数据的组合。 [0044] Preferably, each time the data is written to the data FIFO contains data which can be decoded information, or data-free decoded information, or a combination of these two data.

[0045]其中,所述译码是2进制译码或者8进制译码或者格雷码等译码方式。 [0045] wherein, the coding is binary coded decimal decoder 8 or the like, or Gray code decoding.

[0046]如: [0046] such as:

[0047] I)、译码信息的数据:比如数据中某2位为11,则按2进制译码代表实际数据中第3位为I。 [0047] I), the decoded information of the data: for example, a 2-bit data to 11, press the decoded binary data represents the actual bit 3 is I.

[0048] 2)、不含译码信息的数据:比如数据中某2位为11,则代表实际数据中这2位都为I。 [0048] 2), does not contain the decoded information data: data such as a 2 to 11, which represents the actual data bits are 2 I.

[0049] 3)、数据中某些位含有译码信息,其余为不含译码信息:比如位宽为8位数据,高2位含有译码信息,低6位不含译码信息。 [0049] 3), the data bits contain some coded information, free from the remainder of the decoded information: bit width such as 8-bit data, the decoded information containing high 2, excluding the lower six bits decoded information.

[0050] 2、从FIFO中读出数据 [0050] 2, read from the FIFO

[0051 ]在读出数据时,先读出当前时间FIFO中的值,并与当前帧计数的值比较,若帧计数的值与当前时间FIFO中的值相等,则从数据FIFO中读出数据,时间FIFO和数据FIFO的读地址加I,以此类推,直到读出数据完成。 [0051] When data is read, the first readout of the current time in the FIFO, and compared with the count value of the current frame, if the current time value in FIFO frame count is equal to, read data from the data FIFO , the time data and FIFO the FIFO read address plus I, and so on, until the read data is completed.

[0052] 优选地,修改读地址指针寄存器(RADDR),将RADDR调整,可以实现FIFO的读指针动态跳转。 [0052] Preferably, the modified read address pointer register (RADDR), the RADDR adjustment can be achieved dynamic FIFO read pointer jump.

[0053]如:当前的读地址到了A,而当前却需要执行FIFO地址(A+N)中的数据,其中N大于O,则将RADDR调整为(A+N),那么位于FIFO地址中A到A+N-1中的定时数据将不会执行,时间FIFO和数据FIFO都将跳转到FIFO地址为(A+N)处执行。 [0053] such as: the current read address to A, and the current but need to perform data FIFO address (A + N), where N is greater than O, then RADDR is adjusted to (A + N), then positioned FIFO address A a + N-1 to the timing data will not be performed, and the time FIFO data FIFO will jump to the FIFO address (a + N) to be designated.

[0054]优选地,将数据FIFO读出的数据与需要立即发送的数据进行数据选择,当有立即发送的数据时,对立即发送寄存器(MMDATA)进行操作,优先发送立即发送的数据,再发送数据FIFO读出的数据。 [0054] Preferably, the data FIFO read data for data selection and data to be transmitted immediately, when data is sent immediately to immediately send register (MMDATA) operates preferentially transmitted data transmitted immediately before transmission FIFO data read out. 这样,就能实现在定时发送数据之间穿插实时性高的立即发送数据,以适应不同系统的需求。 In this way, we can achieve real-time high interspersed immediate data transmission between the transmission timing of data to fit the needs of different systems.

[0055]为解决以上问题,本发明还提出一种定时信息写读控制装置,如附图2所示包括: [0055] In order to solve the above problems, the present invention also provides a timing information writing and reading control means, as shown in Figure 2 comprising:

[0056] 二个FIFO: —个时间FIFO,一个数据FIFO,时间FIFO和数据FIFO中的数据——对应,在写入时按照先写数据FIFO,再写时间FIFO的顺序。 [0056] The two FIFO: - time FIFO, a FIFO data, data and time data in the FIFO FIFO - corresponds, in writing according to the write data FIFO, the FIFO write order of the time. 在读出时,先读出时间FIFO值,时间FIFO值送入到时间比较单元,当时间比较单元送给数据FIFO的一个控制信号有效时,读出数据FIFO对应值。 When read, the first FIFO read time value, the time value sent to the FIFO comparing unit time, when the time comparison unit delivers the data to a FIFO control signal is asserted, a value corresponding to the read data FIFO.

[0057] 所述FIFO具有读地址指针寄存器(RADDR)和写地址指针寄存器(WADDR),用于修改数据FIFO和时间FIFO的读写地址,其中时间FIFO和数据FIFO共用这2个寄存器,修改这2个寄存器可以实现定时FIFO数据的动态跳转执行。 [0057] The FIFO pointer register having a read address (RADDR) and a write address pointer register (WADDR), the time for modifying the data FIFO and the FIFO read and write addresses, wherein the time data FIFO and FIFO registers share these two, this modification 2 the timing of the FIFO data registers may be implemented dynamically jump executed.

[0058] —个定时计数单元:存储帧计数值和帧长值,帧计数值按照系统所需的最小定时精度计数,其溢出值为帧长值。 [0058] - a timing counting means: stores the value of the frame count and frame length, frame count value from the minimum count timing accuracy required by the system, which is the frame length value overflows. 其中,帧长值和帧计数值作为时间比较单元的输入。 Wherein the frame length and the frame count value is input as a time comparing unit.

[0059] —个时间比较单元:用于实时地比较帧计数值和时间FIFO的值,当判断到二者相等时,发送一个控制信号到数据FIF0,随后从数据FIFO中读出一个值,到数据选择单元。 [0059] - comparing unit time: means for comparing the value of real time frame count and a FIFO, when it is judged the two are equal, transmits a control signal to the data of FIF0, then reads out a value from the data in the FIFO, the data selection unit.

[0060] 优选地,还包括: [0060] Preferably, further comprising:

[0061]立即发送数据寄存器(IMMDATA):用于发送需要立即起效的数据到数据选择单元,提尚定时ί目息与读控制实时性。 [0061] Now the transmission data register (IMMDATA): for transmitting data requiring immediate onset to the data selector unit, still provide the timing information to the read head ί real-time control.

[0062]数据选择单元:用于选择发送定时FIFO起效的数据或立即起效的数据,其中,立即起效的数据的优先级大于定时FIFO起效的数据。 [0062] The data selecting unit: means for selecting the transmission timing of data FIFO onset or onset of immediate data, wherein the immediate onset of the priority data is larger than the timing of the onset of FIFO data. 即在某一时刻,若有立即发送的数据,无论此时是否有定时的数据发送,则发送立即数据(IMMDATA);若立即发送的数据和定时的数据同时到达,则选择先发送立即发送的数据,再发送定时FIFO中的数据;在没有发送立即数据的时候,选择定时FIFO中的数据发送。 I.e. at a time, if data transmitted immediately, regardless of whether the timing of data transmission, data is transmitted immediately (IMMDATA) at this time; if the data sent immediately and timing data arrive simultaneously, the first transmission sent immediately select data, then the transmission timing of data in the FIFO; when there is no immediate data transmission, selecting a transmission timing of data in the FIFO.

[0063]本发明所举实施方式或者实施例对本发明的目的、技术方案和优点进行了进一步的详细说明,所应理解的是,以上所举实施方式或者实施例仅为本发明的优选实施方式而已,并不用以限制本发明,凡在本发明的精神和原则之内对本发明所作的任何修改、等同替换、改进等,均应包含在本发明的保护范围之内。 Embodiment [0063] The present invention cited or objectives, technical solutions, and advantages of the present invention are further detailed description of the embodiments, It should be understood that the embodiments cited above or the preferred embodiment examples are only embodiments of the invention only, not intended to limit the present invention, where any modifications within the spirit and principle of the present invention of the present invention, equivalent substitutions, improvements should be included within the scope of the present invention.

Claims (9)

1.一种定时信息写读控制方法,包括向先进先出FIFO存储器写数据和从先进先出FIFO存储器中读出数据的步骤, 所述向FIFO写数据为待写入时间FIFO中的数据和与其一一对应的待写入数据FIFO中的数据,在写入时,先写数据FIFO,再写时间FIFO,将时间FIFO和数据FIFO的写地址指针寄存器WADDR加I后,重复先写数据FIFO,再写时间FIFO过程,以此类推,直到写入完成; 所述从FIFO中读出数据为在读出数据时,先读出当前时间FIFO中的值,并与当前帧计数的值比较,若帧计数的值与当前时间FIFO中的值相等,则从数据FIFO中读出数据,时间FIFO和数据FIFO的读地址指针寄存器RADDR加I,以此类推,直到读出数据完成; 其特征在于, 在写入数据之前,先对待写入时间FIFO中的数据按由小到大的顺序排序,待写入数据FIFO中的数据也作相应顺序变换,时间值小的先写入;或者,在写入 A method of controlling a read write timing information, comprising writing data to the FIFO and the FIFO memory step of reading data from the FIFO in the FIFO memory, the write data to be written into the data FIFO in the FIFO and the time after one correspondence with its data in the FIFO to be written when writing the first write data FIFO, FIFO write time, the FIFO write address pointer register plus I WADDR time data and FIFO, write data FIFO to repeat , FIFO write process time, and so on until the write is completed; comparing the read data from the FIFO as data reading, reads the value of the current time to the FIFO, and the current frame count value, If the value of the frame count value is equal to the current time in the FIFO, the FIFO data is read from the data, the time data and FIFO the FIFO read address pointer register plus RADDR I, and so on until completion of the read data; characterized in that before writing data, the data writing time to treat the FIFO sort in ascending order, the data can be written in the FIFO order change accordingly, the time to write a value smaller; or, in write 据后,根据待写入数据的时间值顺序实时修改写地址指针寄存器WADDR。 According, the time value according to the order of the real-time data to be written to modify write address pointer register WADDR.
2.如权利要求1所述定时信息写读控制方法,其特征在于,在写入数据之前,先确定系统的定时精度,确保向时间FIFO中写入的时间信息是系统定时精度的整数倍。 2. The timing information read write control method as claimed in claim, characterized in that, prior to writing the data, to determine the timing accuracy of the system, to ensure that the time information is written to the FIFO time is an integral multiple of the system timing accuracy.
3.如权利要求1所述定时信息写读控制方法,其特征在于,一次写入过程,写入数据FIFO和时间FIFO的数据个数不能超过FIFO的最大深度; 所述最大深度是指:FIFO能够存放的最大数据个数。 3. The timing information read write control method as claimed in claim, characterized in that, once the write process, the write data FIFO and the number of times the FIFO can not exceed the maximum depth of the FIFO; refers to the maximum depth: FIFO the maximum number of data can be stored.
4.如权利要求1所述定时信息写读控制方法,其特征在于,每次向时间FIFO写入的时间值是绝对的帧计数值,或者相对当前帧计数的偏移值,或者是相对前一次写入计数值的偏移值。 4. The timing information read write control method as claimed in claim, wherein each time value is the time that the FIFO absolute frame count, or relative to the current frame count offset value, or relative to the previous a write offset value of the count value.
5.如权利要求1所述定时信息写读控制方法,其特征在于,每次向数据FIFO里面写入的数据是含有译码信息的数据,或者不含译码信息的数据,或者是这二种数据的组合。 5. The timing information read write control method as claimed in claim, characterized in that, each time the data is written to the data FIFO contains data which is the decoded information, or data-free decoded information, or these two combined data types.
6.如权利要求1所述定时信息写读控制方法,其特征在于,所述从FIFO中读出数据为修改读地址指针寄存器RADDR,对读地址指针寄存器RADDR进行调整。 6. The timing information read write control method as claimed in claim, characterized in that, the data is read from the FIFO the read address pointer register to modify the RADDR, the read address pointer register RADDR adjusted.
7.如权利要求1或6所述定时信息写读控制方法,其特征在于,将数据FIFO读出的数据与需要立即发送的数据进行选择,当有需要立即发送的数据时,优先发送需要立即发送的数据,再发送数据FIFO读出的数据。 1 6 or 7. The timing information read write control method as claimed in claim, wherein the read data FIFO data selecting data to be transmitted immediately and, when there is data to be transmitted requires immediate priority transmission requiring immediate data transmission, and then transmits the read data FIFO data.
8.一种定时信息写读控制装置,其特征在于,包括: 二个FIFO: 一个时间FIFO,一个数据FIFO,时间FIFO和数据FIFO中的数据——对应,在写入时按照先写数据FIFO,再写时间FIFO的顺序;在读出时,先读出时间FIFO值,时间FIFO值送入到时间比较单元,当时间比较单元送给数据FIFO的一个控制信号有效时,读出数据FIFO对应值; 一个定时计数单元:存储帧计数值和帧长值,帧计数值按照系统所需的最小定时精度计数,其溢出值为帧长值;其中,帧长值和帧计数值作为时间比较器的输入; 一个时间比较单元:用于实时地比较帧计数值和时间FIFO的值,当判断到二者相等时,发送一个控制信号到数据FIFO,随后从数据FIFO中读出一个值,到数据选择单元; 所述FIFO具有读地址指针寄存器RADDR和写地址指针寄存器WADDR,用于修改数据FIFO和时间FIFO的读写地址,其中时间FIFO和数据FIFO An information writing reading the timing control apparatus, characterized by comprising: two FIFO: FIFO a time, a data FIFO, FIFO data, and time data in the FIFO - corresponds, in writing according to the write data FIFO , the FIFO write order of the time; at the time of reading, the first FIFO read time value, the time value sent to the FIFO comparing unit time, when a control signal to the comparing unit time valid data in the FIFO, the corresponding read data FIFO value; a timing counting means: stores the value of the frame count and frame length, frame count value from the minimum count timing accuracy required by the system, which is the frame length value overflows; wherein the frame count value and a frame length time as a comparator input; a comparison unit time: means for comparing the value of real time frame count and a FIFO, when it is judged the two are equal, it transmits a control signal to the FIFO data, then reads out a data value from the FIFO, the data selecting means; said FIFO pointer register having a read address and a write address pointer register RADDR WADDR, and the time for modifying the data FIFO the FIFO read and write addresses, wherein the time data FIFO and FIFO 用这2个寄存器,修改这2个寄存器可以实现定时FIFO数据的动态跳转执行。 With this two registers, these two registers can be modified dynamically jump timing FIFO data is performed.
9.如权利要求8所述定时信息写读控制装置,其特征在于,还包括: 立即发送数据寄存器MMDATA:用于发送需要立即起效的数据到数据选择单元,提高定时信息写读控制实时性; 数据选择单元:用于选择发送定时FIFO起效的数据或需要立即起效的数据,其中,需要立即起效的数据的优先级大于定时FIFO起效的数据。 9. The timing information 8 read-write control apparatus as claimed in claim, characterized in that, further comprising: transmitting data register immediately MMDATA: transmitting data required for the onset of immediate data selection unit to improve the read write timing information real-time control ; data selection unit: means for selecting the transmission timing of data FIFO onset or onset requiring immediate data, wherein the priority data requiring immediate onset of action is greater than the timing data FIFO onset.
CN201010500223.6A 2010-09-30 2010-09-30 A timed read information writing control method and apparatus CN102446084B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201010500223.6A CN102446084B (en) 2010-09-30 2010-09-30 A timed read information writing control method and apparatus

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201010500223.6A CN102446084B (en) 2010-09-30 2010-09-30 A timed read information writing control method and apparatus

Publications (2)

Publication Number Publication Date
CN102446084A CN102446084A (en) 2012-05-09
CN102446084B true CN102446084B (en) 2016-08-03

Family

ID=46008607

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201010500223.6A CN102446084B (en) 2010-09-30 2010-09-30 A timed read information writing control method and apparatus

Country Status (1)

Country Link
CN (1) CN102446084B (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103135957B (en) * 2013-02-01 2017-07-25 北京邮电大学 Use, method and system for managing multiple queues share the data buffer space

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1993020516A1 (en) * 1992-03-31 1993-10-14 Seiko Epson Corporation Virtual fifo peripheral interface system and method
EP1396786A1 (en) * 2002-09-03 2004-03-10 SGS-Thomson Microelectronics Limited Bridge circuit for use in retiming in a semiconductor integrated circuit
CN1937424A (en) * 2006-07-27 2007-03-28 重庆重邮信科股份有限公司 Method for designing timing control circuit and its circuit
CN101141144A (en) * 2007-10-18 2008-03-12 北京天碁科技有限公司 Device to real-time control radio frequency chip and analog base band chip

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1993020516A1 (en) * 1992-03-31 1993-10-14 Seiko Epson Corporation Virtual fifo peripheral interface system and method
EP1396786A1 (en) * 2002-09-03 2004-03-10 SGS-Thomson Microelectronics Limited Bridge circuit for use in retiming in a semiconductor integrated circuit
CN1937424A (en) * 2006-07-27 2007-03-28 重庆重邮信科股份有限公司 Method for designing timing control circuit and its circuit
CN101141144A (en) * 2007-10-18 2008-03-12 北京天碁科技有限公司 Device to real-time control radio frequency chip and analog base band chip

Also Published As

Publication number Publication date
CN102446084A (en) 2012-05-09

Similar Documents

Publication Publication Date Title
US4408323A (en) Processor facilities for integrated packet and voice switching
CN102769901B (en) Tdd managing data transmission in a communication mode receiver and methods during dtx
TWI488445B (en) System and method for detecting and decoding the data queue based
US20020078249A1 (en) Programmable multi-standard MAC architecture
KR101949964B1 (en) Orthogonal differential vector signaling codes with embedded clock
KR20110089321A (en) Method and system for improving serial port memory communication latency and reliability
JP2562791B2 (en) Priority data transfer method and apparatus for wireless telephone peripherals
US20110035522A1 (en) Software-Defined Radio Using Multi-Core Processor
US7673111B2 (en) Memory system with both single and consolidated commands
CN100351825C (en) Mobile communication device having prioritized interrupt controller
US20070047572A1 (en) Explicit flow control in Gigabit/10 Gigabit Ethernet system
FR2546320A1 (en) Device and method for data transfer in series of several bytes
JPH09503359A (en) Multiple rate serial Viterbi decoder for code division multiple access system applied
JP2003218706A (en) Decoding apparatus with cascade-connected turbo decoder and rs decoder, and decoding method thereof
US5151904A (en) Reconfigurable, multi-user viterbi decoder
US5408501A (en) Data transfer system
EP0430051A2 (en) Byte wide elasticity buffer
US7568057B2 (en) Method and apparatus for maintaining synchronization of audio in a computing system
KR0175340B1 (en) Digital processor and viterbi decoder having shared memory
HU215863B (en) Radiotelephone transfer apparatus and method for data transfer,
KR20060133054A (en) Cached memory system and cache controller for embedded digital signal processor
JP2009518887A (en) Fast switching between time division multiplex (tdm) channel
JP3817268B2 (en) Multi-codebook variable length decoder
CN1423492A (en) Apparatus and method for scheduling channel distribution in dynamic time-division multi-way access frame
US8364873B2 (en) Data transmission system and a programmable SPI controller

Legal Events

Date Code Title Description
C06 Publication
C10 Entry into substantive examination
C14 Grant of patent or utility model
TR01 Transfer of patent right
TR01 Transfer of patent right
TR01 Transfer of patent right
TR01 Transfer of patent right