CN102347297A - 一种小尺寸多芯片的封装结构 - Google Patents

一种小尺寸多芯片的封装结构 Download PDF

Info

Publication number
CN102347297A
CN102347297A CN2011102917030A CN201110291703A CN102347297A CN 102347297 A CN102347297 A CN 102347297A CN 2011102917030 A CN2011102917030 A CN 2011102917030A CN 201110291703 A CN201110291703 A CN 201110291703A CN 102347297 A CN102347297 A CN 102347297A
Authority
CN
China
Prior art keywords
chip
substrate
packaging
lead frame
small size
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN2011102917030A
Other languages
English (en)
Other versions
CN102347297B (zh
Inventor
徐子旸
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nantong Hualong Microelectronics Co ltd
Original Assignee
CHANGSHU CITY GUANGDA ELECTRIC APPLIANCE Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by CHANGSHU CITY GUANGDA ELECTRIC APPLIANCE Co Ltd filed Critical CHANGSHU CITY GUANGDA ELECTRIC APPLIANCE Co Ltd
Priority to CN201110291703.0A priority Critical patent/CN102347297B/zh
Publication of CN102347297A publication Critical patent/CN102347297A/zh
Application granted granted Critical
Publication of CN102347297B publication Critical patent/CN102347297B/zh
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item

Landscapes

  • Lead Frames For Integrated Circuits (AREA)

Abstract

本发明公开了一种小尺寸多芯片的封装结构,该芯片封装结构主要包括引线框架、基板、芯片和封装体,其特征在于,所述的基板上表面设置多个用于容留芯片的容留凹槽,所述的容留凹槽采用模具锻压成型,所述的芯片置于容留凹槽,并通过软焊料实现电性连接,所述的基板下表面通过粘胶固定在引线框架上,并使用金线实现电性连接,所述的基板、芯片以及部分引线框架均通过封装体封装。本发明揭示了一种小尺寸多芯片的封装结构,该封装结构中基板设置的容留凹槽结构,有效提高了芯片与基板间的电连接和固定连接性能,且容留凹槽的规格可由锻压工艺控制,具有较高的灵活性和实用性;同时,该芯片封装工艺操作简便,成本低,可实现批量生产。

Description

一种小尺寸多芯片的封装结构
技术领域
本发明涉及一种芯片封装结构,尤其涉及一种小尺寸多芯片的封装结构,属于芯片封装技术领域。
背景技术
芯片封装技术就是将芯片包裹起来,以避免芯片与外界接触,防止外界对芯片的损害的一种工艺技术。空气中的杂质和不良气体,乃至水蒸气都会腐蚀芯片上的精密电路,进而造成电学性能下降。不同的封装技术在制造工序和工艺方面差异很大,封装后对内存芯片自身性能的发挥也起到至关重要的作用。随着光电、微电制造工艺技术的飞速发展,电子产品始终在朝着更小、更轻、更便宜的方向发展,因此芯片元件的封装形式也不断得到改进。
随着芯片小型化的趋势不断发展,芯片的尺寸越来越小,功率却越来越大,使用金属导线实现芯片的电性连接已经无法满足芯片封装的导电性和稳定性方面的要求;同时,在芯片封装结构的散热性方面也存在不足。因此,现有技术中出现采用软焊料电性连接芯片与基板,该种连接方式具有较高的电连接性能和散热性能,但是,由于软焊料层存在流动性,使得芯片粘结时容易产生偏差,出现虚焊现象,影响芯片的封装效果。
发明内容
针对上述需求,本发明提供了一种小尺寸多芯片的封装结构,该封装结构中基板上表面设置的容留凹槽结构能有效容置定量的软焊料,使芯片与基板间产生良好的电连接和固定连接性能,且该工艺易于实施,可实现多芯片的同时封装操作。 
本发明是一种小尺寸多芯片的封装结构,该芯片封装结构主要包括引线框架、基板、芯片和封装体,其特征在于,所述的基板上表面设置多个用于容留芯片的容留凹槽,所述的容留凹槽采用模具锻压成型,所述的芯片置于容留凹槽,并通过软焊料实现电性连接,所述的基板下表面通过粘胶固定在引线框架上,并使用金线实现电性连接,所述的基板、芯片以及部分引线框架均通过封装体封装。
在本发明一较佳实施例中,所述的基板选用铜合金或铝合金材料,其上表面装设有印制电路板,用于实现多个芯片的串联。
在本发明一较佳实施例中,所述的基板上表面设置的容留凹槽的规格及间距可根据芯片封装要求进行调整。
在本发明一较佳实施例中,所述的软焊料为胶状物,其主要成分是含有铅、锡、铝或铜颗粒的混合胶状物,该混合胶状物具有良好的导电性和粘结性。
在本发明一较佳实施例中,所述的软焊料在一定的压力及温度下产生粘结性,所形成的软焊料层的厚度不超过20um。
本发明揭示了一种小尺寸多芯片的封装结构,该封装结构中基板设置的容留凹槽结构,有效提高了芯片与基板间的电连接和固定连接性能,且容留凹槽的规格可由锻压工艺控制,具有较高的灵活性和实用性;同时,该芯片封装工艺操作简便,成本低,可实现批量生产。
附图说明
下面结合附图和具体实施方式对本发明作进一步详细的说明:
图1是本发明实施例小尺寸多芯片的封装结构的结构示意图;
图2是本发明实施例小尺寸多芯片的封装结构中基板结构示意图;
附图中各部件的标记如下: 1、引线框架,2、基板,3、芯片,4、封装体,5、容留凹槽,6、软焊料,7、金线。
具体实施方式
下面结合附图对本发明的较佳实施例进行详细阐述,以使本发明的优点和特征能更易于被本领域技术人员理解,从而对本发明的保护范围做出更为清楚明确的界定。
图1是本发明实施例小尺寸多芯片的封装结构的结构示意图;图2是本发明实施例小尺寸多芯片的封装结构中基板结构示意图;该芯片封装结构主要包括引线框架1、基板2、芯片3和封装体4,其特征在于,所述的基板2上表面设置多个用于容留芯片的容留凹槽5,所述的容留凹槽5采用模具锻压成型,所述的芯片3置于容留凹槽5,并通过软焊料6实现电性连接,所述的基板2下表面通过粘胶固定在引线框架1上,并使用金线7实现电性连接,所述的基板2、芯片3以及部分引线框架1均通过封装体4封装。
本发明中提及的小尺寸多芯片的封装结构中基板2选用铜合金或铝合金材料,其上表面装设有印制电路板,用于实现多个芯片的串联;基板2上表面设置的容留凹槽5的规格及间距可根据芯片封装要求进行调整,其大小略大于芯片3的大小规格,而深度一般不超过50um,防止芯片3陷在容留凹槽5内,影响芯片的散热。
软焊料6为胶状物,其主要成分是含有铅、锡、铝或铜颗粒的混合胶状物,该混合胶状物具有良好的导电性和粘结性;软焊料6在一定的压力及温度下产生粘结性,所形成的软焊料层的厚度不超过20um;在实际封装过程中,首先,软焊料6被定量分配到容留凹槽5中,其量是根据容留凹槽5的规格而定;然后,盖上芯片3,在芯片3上施加一定的压力,温度维持在100℃-120℃,直至软焊料6凝结稳定,时间一般为1-2小时。
本发明揭示了一种小尺寸多芯片的封装结构,其特点是:该封装结构中基板设置的容留凹槽结构,有效提高了芯片与基板间的电连接和固定连接性能,且容留凹槽的规格可由锻压工艺控制,具有较高的灵活性和实用性;同时,该芯片封装工艺操作简便,成本低,可实现批量生产。
以上所述,仅为本发明的具体实施方式,但本发明的保护范围并不局限于此,任何熟悉本领域的技术人员在本发明所揭露的技术范围内,可不经过创造性劳动想到的变化或替换,都应涵盖在本发明的保护范围之内。因此,本发明的保护范围应该以权利要求书所限定的保护范围为准。

Claims (5)

1.一种小尺寸多芯片的封装结构,该芯片封装结构主要包括引线框架、基板、芯片和封装体,其特征在于,所述的基板上表面设置多个用于容留芯片的容留凹槽,所述的容留凹槽采用模具锻压成型,所述的芯片置于容留凹槽,并通过软焊料实现电性连接,所述的基板下表面通过粘胶固定在引线框架上,并使用金线实现电性连接,所述的基板、芯片以及部分引线框架均通过封装体封装。
2.根据权利要求1所述的小尺寸多芯片的封装结构,其特征在于,所述的基板选用铜合金或铝合金材料,其上表面装设有印制电路板,用于实现多个芯片的串联。
3.根据权利要求2所述的小尺寸多芯片的封装结构,其特征在于,所述的基板上表面设置的容留凹槽的规格及间距可根据芯片封装要求进行调整。
4.根据权利要求1所述的小尺寸多芯片的封装结构,其特征在于,所述的软焊料为胶状物,其主要成分是含有铅、锡、铝或铜颗粒的混合胶状物,该混合胶状物具有良好的导电性和粘结性。
5.根据权利要求4所述的小尺寸多芯片的封装结构,其特征在于,所述的软焊料在一定的压力及温度下产生粘结性,所形成的软焊料层的厚度不超过20um。
CN201110291703.0A 2011-09-30 2011-09-30 一种小尺寸多芯片的封装结构 Expired - Fee Related CN102347297B (zh)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201110291703.0A CN102347297B (zh) 2011-09-30 2011-09-30 一种小尺寸多芯片的封装结构

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201110291703.0A CN102347297B (zh) 2011-09-30 2011-09-30 一种小尺寸多芯片的封装结构

Publications (2)

Publication Number Publication Date
CN102347297A true CN102347297A (zh) 2012-02-08
CN102347297B CN102347297B (zh) 2013-05-08

Family

ID=45545819

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201110291703.0A Expired - Fee Related CN102347297B (zh) 2011-09-30 2011-09-30 一种小尺寸多芯片的封装结构

Country Status (1)

Country Link
CN (1) CN102347297B (zh)

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20020042156A1 (en) * 2000-10-06 2002-04-11 Hsing Chen Packaging types of light-emitting diode
CN101876406A (zh) * 2009-12-14 2010-11-03 东莞市光宇新能源科技有限公司 一种大功率led灯的制作工艺
CN201629332U (zh) * 2009-09-30 2010-11-10 李峰 多芯片led封装散热结构

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20020042156A1 (en) * 2000-10-06 2002-04-11 Hsing Chen Packaging types of light-emitting diode
CN201629332U (zh) * 2009-09-30 2010-11-10 李峰 多芯片led封装散热结构
CN101876406A (zh) * 2009-12-14 2010-11-03 东莞市光宇新能源科技有限公司 一种大功率led灯的制作工艺

Also Published As

Publication number Publication date
CN102347297B (zh) 2013-05-08

Similar Documents

Publication Publication Date Title
CN105990265B (zh) 功率转换电路的封装模块及其制造方法
CN104538375A (zh) 一种扇出PoP封装结构及其制造方法
TW201320263A (zh) 加強散熱的封裝結構
CN106128965A (zh) 一种无基板封装器件的制作方法
CN103904066A (zh) 一种倒装芯片堆叠封装结构及封装方法
CN102368484A (zh) 一种多芯片集成电路封装结构
CN202996814U (zh) 散热型半导体封装构造
CN102937663B (zh) 智能电表核心模块的封装结构及封装方法
CN101241902A (zh) 多芯片的半导体封装件及其制法
CN203707108U (zh) 一种硅基圆片级扇出封装结构
JP7086413B2 (ja) パワー半導体の表面実装パッケージ構造
CN102347297A (zh) 一种小尺寸多芯片的封装结构
CN207517664U (zh) 封装结构及半导体元件
CN108447829B (zh) 封装结构及其制法
CN104218006A (zh) 半导体封装
CN206116397U (zh) 一种led封装用基材及led封装器件
CN207602549U (zh) 一种三维芯片堆叠芯片尺寸封装结构
CN102403281A (zh) 一种高性能芯片封装结构
CN103094128A (zh) 一种Fan-out Panel Level BGA封装件的制作工艺
CN210925986U (zh) 一种倒装功率器件封装结构
CN104103605B (zh) 半导体封装件及其制法
CN201976348U (zh) 采用印刷线路的led灯板
CN102903709A (zh) 一种cob led模组及其制造方法
CN208093541U (zh) 封装体
CN102376666B (zh) 一种球栅阵列封装结构及其制造方法

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
ASS Succession or assignment of patent right

Owner name: NANTONG HUALONG MICROELECTRONICS CO., LTD.

Free format text: FORMER OWNER: CHANGSHU CITY GUANGDA ELECTRIC APPLIANCE CO., LTD.

Effective date: 20131217

C41 Transfer of patent application or patent right or utility model
COR Change of bibliographic data

Free format text: CORRECT: ADDRESS; FROM: 215500 SUZHOU, JIANGSU PROVINCE TO: 226300 NANTONG, JIANGSU PROVINCE

TR01 Transfer of patent right

Effective date of registration: 20131217

Address after: 226300 Jiangsu city of Nantong province Tongzhou District Xing Dong Zhen Sun Li Qiao Cun West eight groups

Patentee after: NANTONG HUALONG MICROELECTRONICS Co.,Ltd.

Address before: 215500 No. 2 Dongmen street, Suzhou, Jiangsu, Changshou City

Patentee before: Changshu Guangda Electrical Appliance Co.,Ltd.

CP01 Change in the name or title of a patent holder

Address after: 226300 Jiangsu city of Nantong province Tongzhou District Xing Dong Zhen Sun Li Qiao Cun West eight groups

Patentee after: NANTONG HUALONG MICROELECTRONICS CO.,LTD.

Address before: 226300 Jiangsu city of Nantong province Tongzhou District Xing Dong Zhen Sun Li Qiao Cun West eight groups

Patentee before: NANTONG HUALONG MICROELECTRONICS Co.,Ltd.

CP01 Change in the name or title of a patent holder
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20130508

CF01 Termination of patent right due to non-payment of annual fee