CN102231523A - Master-slave control system and method used for parallel operation of APF/SVG - Google Patents

Master-slave control system and method used for parallel operation of APF/SVG Download PDF

Info

Publication number
CN102231523A
CN102231523A CN2011101880749A CN201110188074A CN102231523A CN 102231523 A CN102231523 A CN 102231523A CN 2011101880749 A CN2011101880749 A CN 2011101880749A CN 201110188074 A CN201110188074 A CN 201110188074A CN 102231523 A CN102231523 A CN 102231523A
Authority
CN
China
Prior art keywords
controller
unit
current
interface
information
Prior art date
Application number
CN2011101880749A
Other languages
Chinese (zh)
Other versions
CN102231523B (en
Inventor
侯坤
侯焱
季建辉
宋强
Original Assignee
思源清能电气电子有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 思源清能电气电子有限公司 filed Critical 思源清能电气电子有限公司
Priority to CN 201110188074 priority Critical patent/CN102231523B/en
Publication of CN102231523A publication Critical patent/CN102231523A/en
Application granted granted Critical
Publication of CN102231523B publication Critical patent/CN102231523B/en

Links

Classifications

    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02EREDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGY GENERATION, TRANSMISSION OR DISTRIBUTION
    • Y02E40/00Technologies for an efficient electrical power generation, transmission or distribution
    • Y02E40/10Flexible AC transmission systems [FACTS]
    • Y02E40/12Static VAR compensators [SVC], static VAR generators [SVG] or static VAR systems [SVS], including thyristor-controlled reactors [TCR], thyristor-switched reactors [TSR] or thyristor-switched capacitors [TSC]
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02EREDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGY GENERATION, TRANSMISSION OR DISTRIBUTION
    • Y02E40/00Technologies for an efficient electrical power generation, transmission or distribution
    • Y02E40/20Active power filtering [APF]
    • Y02E40/22Non-specified or voltage-fed active power filters
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02EREDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGY GENERATION, TRANSMISSION OR DISTRIBUTION
    • Y02E40/00Technologies for an efficient electrical power generation, transmission or distribution
    • Y02E40/40Arrangements for reducing harmonics

Abstract

The invention, which belongs to the power electronic control technology field, relates to a master-slave control system and a method used for a parallel operation of APF/SVG. The system comprises the following parts: a master controller, slave controllers and a plurality of voltage transformers and current transformers, wherein the voltage transformers and current transformers are arranged on a bus. Output terminals of the current transformers and the voltage transformers of a user terminal are connected with an analog quantity data interface of the master controller and are used for transmitting voltage and current information of the system; An output terminal of a total output current transformer is connected with the analog quantity data interface of the master controller and is used for transmitting output current information of the devices; a fiber interface of the master controller is connected with fiber interfaces of the slave controllers and is used for transmitting to-be compensated reactive and harmonic wave information; and the fiber interfaces of the salve controllers are connected with the fiber interface of the main controller and are used for transmitting information of operation states of the all slave controllers to realize closed-loop control. According to the invention, all parallel devices have good compensation effects and utilization rates of the devicesunder unified control of the master controller.

Description

用于APF/SVG并联运行的主从控制系统及方法 Main APF / SVG parallel operation from the control system and method for

技术领域 FIELD

[0001] 本发明涉及的是一种电力电子控制技术领域的系统及方法,具体是一种用于APF(有源电力滤波器)/SVG(静止无功发生器)并联运行的主从控制系统及方法。 [0001] The present invention relates to an electronic system and method for power control technology, in particular for a main parallel running the APF (APF) / SVG (Static Var Generator) from a control system and methods.

背景技术 Background technique

[0002] APF/SVG等电力电子装置受器件水平和制造工艺等的限制,单机容量不能做的很大,当系统需补偿的电流超过单台装置的额定补偿能力时,通常会选择将多台装置并联运行的方式。 Limitation [0002] APF / SVG power electronic device and receiving device the level of the manufacturing process or the like, do not stand-alone capacity is large, when the current exceeds the required compensation system rated compensation capacity of a single unit, usually a plurality of selection means parallel operation mode. 或者用户已经使用了APF/SVG等电力电子装置,又要进行扩容时,也会选择多台装置并联运行的方式。 Or when the user has used APF / SVG and other power electronic devices, but also for expansion, the device will select a plurality of parallel operation mode.

[0003] 传统的多台装置并联方式,如图1所示,装置1〜装置N分别接到母线上,用户CT 的二次测量线通过串联的方式接进各个装置。 [0003] The traditional way multiple devices in parallel, as shown, the device 1 ~ N are respectively connected to a device on the bus, the user CT secondary measurement line in series by means of tapping into the individual. 在这种并联方式下,各装置的控制方式和单台运行时的控制方式并无本质区别,单台运行时控制系统跟踪负荷电流发出补偿电流,并联运行时控制系统跟踪乘了分流系数的负荷电流发出补偿电流,其中分流系数可根据并联装置的台数和各并联装置的容量计算得到。 In this parallel mode, the control mode of each control device and a single runtime no essential difference, the control system tracks the load current single runtime issued compensation current, the parallel operation control system to track the tap coefficients by the load issued current compensation current, wherein the shunt capacity calculation coefficient can be obtained according to the number of parallel unit and the parallel devices. 在这种并联运行方式下,各装置独立运行,彼此之间没有通讯,不知道其他装置发了多少电流,也不知道系统电流情况,补偿效果较差。 In this parallel operation method, each device operating independently, there is no communication with each other, other devices do not know how much current is made, the system does not know the current situation worse, the compensation effect. 且当各装置并没有全部满载运行时,若某台装置故障退出运行,其他装置并不知道,从而不能相应的提高自身出力,浪费了补偿容量。 When each device and not all the full load operation, if a fault station apparatus out of operation, other devices do not know, and thus can not improve their respective output, the compensation capacity wasted.

[0004] 经过对现有技术的检索发现,申请号为201010208136. 8的《基于高压大功率变频器的主从控制方法》公开了一种基于高压大功率变频器的主从控制方法,其特征在于, 主要包括以下步骤:将N台级联式高压大功率变频器通过光纤连接到与主控系统相连接的光纤转接板上,并指定其中一个高压大功率变频器为主控驱动,其余的为从控驱动,其中, N ^ 2 ;给主控系统上电,并使主控驱动按照给定频率f0运行;主控系统计算出此时主控驱动的主电压调制波形,并将该主电压调制波形发送到光纤转接板;光纤转接板将所得的主电压调制波形分为NI路完全相同的副电压调制波形,并分别其输入到相应的从控驱动中。 [0004] After retrieval of prior art found in the Application No. 201010208136.8 "based on the primary high-voltage power from the inverter control method" discloses a main high-voltage power converter based on the control method, wherein that includes the following steps: the N cascaded high voltage power to the inverter is connected by an optical fiber and an optical fiber connected to the main control system of the adapter board and a high-voltage power converter which specify as the master drive, and the remaining is driven from the control, wherein, N ^ 2; to power the system on the master, and the master drive frequency f0 in a given operation; master at this time the main control system calculates the drive voltage of the main modulation waveform, and the mains voltage modulated waveform is sent to an optical fiber patch panel; fiber optic adapter plate and the resulting modulated voltage waveform of the main passage into NI sub identical voltage modulation waveform, and are input to the corresponding drive slave.

[0005] 但是该现有技术是针对变频器设计的,不适用于APF/SVG装置。 [0005] However, this prior art is designed for the drive, does not apply to APF / SVG apparatus. 主要原因如下: The main reasons are:

[0006] 1)现有变频器主从控制器之间需要传送的是给定频率f0的电压调制波形。 [0006] 1) existing between the master and slave drive controller is required to be transmitted for a given frequency of the voltage modulation waveform f0. 而APF/SVG装置主从控制器之间需要传送的是需补偿的无功和N种谐波电流信号的组合,且该补偿信号可能随系统电流的变化而变化,因此为了保证数据传递的正确性,要求APF/SVG 装置的主从控制系统有更高的实时性和快速性。 And APF / SVG means between the master controller needs to be transmitted from a combination of reactive and N kinds of signals need to compensate the harmonic current, and the compensation signal may vary with the current system, so in order to ensure correct data transmission , requiring APF / SVG master device has a higher real-time and fast from the control system.

[0007] 2)现有变频器主从控制系统的光纤转接板只需将所得的主电压调制波形分为NI路完全相同的副电压调制波形,并分别将其输入到相应的从控驱动中即可。 [0007] 2) conventional fiber optic patch panel from the main drive control system simply mains voltage resulting modulating waveform into NI sub passage identical voltage modulation waveform, and respectively input to the respective slave drive It can be. 而APF/SVG 装置主从控制系统中从控制器的容量不一定相同,因此主控制器要根据各从控制器的运行情况和容量情况,实时动态的分配各从控制器的电流控制信号,以达到最佳的补偿效果和装置利用率。 And APF / SVG apparatus from the main control system are not necessarily the same as the capacity of the controller, so the main controller according to each situation from the operation and the capacity of the controller, real-time dynamic allocation of respective current control signals from the controller to optimal compensation effect and utilization means.

4发明内容 4 SUMMARY OF THE INVENTION

[0008] 本发明针对现有技术存在的上述不足,提供一种用于APF/SVG并联运行的主从控制系统及方法,使各并联装置在主控制器的统一控制之下,达到较好的补偿效果和装置利用率。 [0008] The present invention addresses the above shortcomings of the prior art, to provide a primary APF / SVG from the parallel operation control system and method, each parallel arrangement under the overall control of the main controller, to achieve a better compensation effect and utilization means.

[0009] 本发明是通过以下技术方案实现的: [0009] The present invention is achieved by the following technical solutions:

[0010] 本发明涉及一种用于APF/SVG并联运行的主从控制系统,包括:主控制器、从控制器以及若干设置于母线上的电压互感器和电流互感器,其中:用户端的电流互感器和电压互感器的输出端与主控制器的模拟量数据接口相连并传输系统的电压和电流信息,总输出电流互感器的输出端和主控制器的模拟量数据接口相连并传输装置的输出电流信息,主控制器的光纤接口和从控制器的光纤接口相连并传输待补偿的无功和谐波信息,从控制器的光纤接口和主控制器的光纤接口相连并传输各从控制器的运行状态信息以实现闭环控制。 [0010] The present invention relates to a method for the primary APF / SVG from the parallel operation control system, comprising: a main controller, the voltage and current transformers on the bus, from the controller, and wherein a plurality of settings: the current user terminal output terminal and voltage transformers and analog data interface connected to the master controller and the transmission system voltage and current information, the analog data output terminal and a total output current transformer coupled to the interface controller and the main transmission device output current information, the master controller and the optical interface from the optical fiber is connected to the interface controller and the transmission to be compensated reactive power and harmonic information, optical fiber interface is connected to the main controller and the interface controller and transmitted from each controller operating status information to enable closed-loop control.

[0011] 所述的主控制器,包括:第一DSP(数字信号处理器)单元、第一FPGA(现场可编程门阵列)单元、第二DSP单元、模拟量数据接口单元和光纤接口单元,其中:第一DSP单元、 第二DSP单元、模拟量数据接口单元和光纤接口单元分别和第一FPGA单元相连并分别传输总补偿无功和谐波电流波形信息、各从控制器分流系数信息、系统各模拟量数据信息、从装置的运行状态信息。 The main controller [0011], comprising: a first DSP (Digital Signal Processor) unit, a first FPGA (Field Programmable Gate Array) unit, a second DSP unit, analog data interface unit and the optical interface unit, wherein: the first DSP unit, the second DSP unit, analog data interface unit and the optical fiber and the interface unit are respectively connected to a first FPGA total transmission unit to compensate reactive and harmonic current waveform information, the respective information from a controller tap coefficients, each analog data information systems, information from the operating state of the device.

[0012] 所述的从控制器,包括:第三DSP单元、第二FPGA单元、模拟量数据接口单元和光纤接口单元,其中:第三DSP单元、模拟量数据接口单元、光纤接口单元分别与第二FPGA单元相连并分别传输从装置输出电流有效值信息、从装置各模拟量信息、主控制器下发的补偿电流波形信息。 [0012] The slave controller comprising: a third DSP unit, the second unit FPGA, analog data interface unit and the optical interface unit, wherein: the third DSP unit, analog data interface unit, an optical fiber interface units respectively unit FPGA are connected to a second transmission means and information from the rms output current, from the device information of each analog, delivered by the main controller compensation current waveform information.

[0013] 本发明涉及上述系统的控制方法,包括以下步骤: [0013] The present invention relates to a control method of the system, comprising the steps of:

[0014] 1)主控制器通过模拟量数据接口采集系统电压、电流信息和并联装置总的输出电流信息,经第一FPGA单元分别传入第一DSP单元和第一DSP单元进行处理并得到计算出待补偿无功和谐波电流实时波形数据,由第一DSP单元和第一DSP单元将该待补偿无功和谐波电流实时波形数据传入第一FPGA单元; [0014] 1) the master controller via an analog interface to a data acquisition system voltage, current information and the parallel arrangement of the total output current information processing unit are passed through the first FPGA first unit and the first DSP and the DSP unit calculates give the compensation to be reactive and harmonic current waveform data in real time, by the first unit and the first DSP DSP unit and the reactive power to be compensated harmonic current real-time waveform data into a first FPGA unit;

[0015] 2)从控制器通过模拟量数据接口采集从控制器内部的输出电流信息,经第二FPGA单元传入第三DSP单元进行处理并计算出各从控制器的输出电流有效值,第三DSP单元将输出电流有效值传入第二FPGA单元并将运行状态信息通过光纤接口上传到主控制器的光纤接口单元; [0015] 2), passing through the second unit of the third FPGA DSP unit from the data interface controller via an analog output current collecting internal information from the controller of each process and the calculated effective value of the output from the current controller, the first three DSP unit rms output current incoming cell and the second FPGA interfaces operating status information uploaded to the host controller via the interface unit optical fibers;

[0016] 3)主控制器通过光纤接口接收从控制器的运行状态信息后转发到第二DSP单元, 第二DSP单元根据加权平均方式计算对应每一个从控制器的分流系数并回传给第一FPGA 单元; [0016] 3) forwarded by host controller interface to receive the optical fiber from the operating state information to the second controller unit DSP, the DSP unit of the second embodiment corresponds to the weighted average of each of the tap coefficients back to the first controller and a FPGA unit;

[0017] 4)第一FPGA单元根据:第一DSP单元传送的待补偿无功和谐波电流实时波形数据以及第二DSP单元传送的所有从控制器的分流系数计算出各从控制器的补偿电流波形数据,并将该补偿电流波形数据通过光纤接口输出到各个从控制器; [0017] 4) according to a first FPGA unit: all tap coefficients calculated from the first DSP controller to be compensated reactive power and harmonic current waveform data in real time and a second transmission unit transmits the DSP unit from each of the compensation controller the current waveform data, and supplies the compensation current to the respective waveform data from the controller interface to output through an optical fiber;

[0018] 5)从控制器通过光纤接口接收到主控制器输出的补偿电流波形数据后控制输出相应的电流,最终完成整套并联装置的补偿功能。 [0018] 5) corresponding to the current output from the controller after receiving the compensation current waveform data outputted from the main controller through the optical interface, the final package complete compensation means connected in parallel.

[0019] 本发明针对现有技术的不足,主控制器设计了双DSP+FPGA结构,该结构有强大的计算功能,可实时计算出各从控制器需要的无功和N种谐波电流组合的补偿电流波形数据(各从控制器的补偿电流波形数据由装置的组成情况和实时运行情况决定,不一定相同), 并通过光纤高速输出到各从控制器,进而完成APF/SVG装置的功能。 [0019] The present invention addresses deficiencies in the prior art, the main controller DSP + FPGA design of a dual structure which has a strong calculation function can be calculated in real time each of the reactive composition from the harmonic current controller needs and N species compensation current waveform data (waveform data of each of the compensation current determined from the composition of the controller and real-time operation of the device, not necessarily the same), and high speed output from the controller to the respective optical fiber, and thus fulfill the functions of APF / SVG apparatus .

[0020] 本发明中的主控制器可根据系统电流实现闭环控制,即实时分析出系统电流中待补偿的电流,根据此电流不断修正各从控制器输出的电流,使系统电流中的无用分量趋近于零,达到较好的补偿效果。 [0020] In the present invention, the main controller system according to the current closed-loop control, i.e., real-time analysis in the current system, the current to be compensated, in accordance with this current constantly revised current of each output from the controller, so that unnecessary current component of the system close to zero, to achieve better compensation effect. 闭环补偿效果与现有开环补偿效果的对比图见图5。 FIG loop compensation effect comparison with conventional open-loop compensation effect is shown in Figure 5.

[0021] 本发明中的主控制器借助于主从控制器间的通讯,知道所有从控制器的运行状态,当某台从控制器故障退出运行时,主控制器立刻会重新分配待补偿的电流到其余运行的装置中,从而提高了整套并联装置的利用率。 [0021] In the present invention, from the main controller by means of communication between the master controller, the controller knows all from an operating state of a station out of operation when the controller fails, the master controller will immediately reassigned to be compensated to the rest of the current operation of the device, thereby improving the efficiency of the entire apparatus in parallel.

[0022] 本发明提出的主从控制方法,将并联装置分为主控制器和从控制器,主控制器控制,从控制器配合,通过主从控制器的分工合作,能够实时掌握系统和整套并联装置的运行情况,保证较好的补偿效果,并最大限度的利用各并联装置的容量。 [0022] The present invention is made from a primary control method, the parallel unit divided master controller and slave controller, the master controller, with the controller, the controller of the division of labor, and the entire system in real time by the main control parallel operation of the apparatus, ensure a good compensation effect, and the maximum utilization of capacity of each parallel unit.

附图说明 BRIEF DESCRIPTION

[0023] 图1是现有技术示意图。 [0023] FIG. 1 is a schematic diagram of the prior art.

[0024] 图2是本发明结构示意图。 [0024] FIG. 2 is a schematic view of the present invention.

[0025] 图3是主控制器结构示意图。 [0025] FIG. 3 is a front schematic view of the controller structure. 主控制器采用了双DSP+FPGA的结构。 A double structure of the main controller of DSP + FPGA.

[0026] 图4是从控制器结构示意图。 [0026] FIG. 4 is a schematic view of the controller from the structure. 从控制器采用了单DSP+FPGA的结构。 From the controller uses the structure of a single DSP + FPGA.

[0027] 图5是闭环和开环补偿5次谐波的系统和负荷频谱对比图。 [0027] FIG. 5 is a closed loop and open-loop compensation system 5 and the load harmonic spectral contrast FIG.

具体实施方式 Detailed ways

[0028] 下面对本发明的实施例作详细说明,本实施例在以本发明技术方案为前提下进行实施,给出了详细的实施方式和具体的操作过程,但本发明的保护范围不限于下述的实施例。 [0028] Hereinafter, embodiments of the present invention will be described in detail, the present embodiments In order aspect of the present invention is a premise is given and the specific operation detailed embodiments, but the scope of the present invention is not limited to the Example embodiments described below.

[0029] 实施例 [0029] Example

[0030] 如图1所示,现有技术中装置1〜装置N分别单独并联接到母线上,用户CT的二次测量线通过串联的方式接进各个装置,此运行方式下,各装置之间没有通讯,只能实现开环补偿。 [0030] As shown, the prior art apparatus 1 ~ N 1, respectively, in parallel with a separate device connected to the bus, a user CT secondary measurement line in series by means of respective feed connection, this operating mode, each of the devices There is no communication between the only open-loop compensation.

[0031] 如图2所示,本实施例包括:主控制器、从控制器以及若干设置于母线上的电压互感器和电流互感器,其中:用户端的电流互感器和电压互感器的输出端与主控制器的模拟量数据接口相连并传输系统的电压和电流信息,总输出电流互感器的输出端和主控制器的模拟量数据接口相连并传输装置的输出电流信息,主控制器的光纤接口和从控制器的光纤接口相连并传输待补偿的无功和谐波信息,从控制器的光纤接口和主控制器的光纤接口相连并传输各从控制器的运行状态信息以实现闭环控制。 [0031] 2, the present embodiment includes: a main controller, and a number provided from the controller to the voltage and current transformers on the bus, wherein: the output of current transformers and voltage transformers UE analog data interface connected to the host controller and voltage and current information transmission system, the analog data output of the total output current transformer and a main controller coupled to the interface and output current information transmission device, the main controller optical fiber from an optical fiber connected to the interface and the interface controller and the transmission to be compensated reactive power and harmonic information from the optical fiber interface is connected to the interface controller and the main controller and transmits information from the respective operating state of the controller for closed-loop control.

[0032] 所述的主控制器采集用户CT提供的系统电流信号,以系统电流中的剩余的被补偿分量目标值为0计算出装置需输出的补偿无功和谐波电流数据,在根据实时分流系数计算出各从控制器的补偿电流波形数据,并将其通过光纤实时输出到各从控制器。 [0032] The main controller CT acquisition system users current signal supplied to the remaining components of the target system is compensated in the current value of 0 is calculated harmonic current and reactive power compensation apparatus for an output data in real-time tap coefficients calculated for each current waveform data from the compensation controller, and outputs it to the controller from each of the real-time through fiber optics. 从控制器接收到参考电流后,控制输出相应的补偿电流,进而完成整套装置的补偿功能。 After receiving the reference current from the controller, controlling the output of a corresponding compensation current, thereby completing the compensation function of the whole device.

[0033] 如图3所示,所述的主控制器,包括:第一DSP(数字信号处理器)单元、第一FPGA (现场可编程门阵列)单元、第二DSP单元、模拟量数据接口单元和光纤接口单元,其中:第一DSP单元、第二DSP单元、模拟量数据接口单元和光纤接口单元分别和第一FPGA单元相连并分别传输总补偿无功和谐波电流波形信息、各从控制器分流系数信息、系统各模拟量数据信息、从装置的运行状态信息。 [0033] As shown, the main controller, and 3 comprising: a first DSP (Digital Signal Processor) unit, a first FPGA (Field Programmable Gate Array) unit, a second DSP unit, analog data interface an interface unit and the optical fiber unit, wherein: the first DSP unit, the second DSP unit, analog data interface unit and the optical fiber and the interface unit are respectively connected to a first FPGA total transmission unit to compensate reactive and harmonic current waveform information from each each analog controller shunt coefficient information data, system information from the operating state of the device.

[0034] 如图4所示,所述的从控制器,包括:第三DSP单元、第二FPGA单元、模拟量数据接口单元和光纤接口单元,其中:第三DSP单元、模拟量数据接口单元、光纤接口单元分别与第二FPGA单元相连并分别传输从装置输出电流有效值信息、从装置各模拟量信息、主控制器下发的补偿电流波形信息。 [0034] As shown in FIG 4, the slave controller, comprising: a third DSP unit, the second unit FPGA, analog data interface unit and the optical interface unit, wherein: the third DSP unit, analog data interface unit optical interface unit are connected to the second transmission means are FPGA unit and the rms output current information from the information from the respective analog means, delivered by the main controller compensation current waveform information.

[0035] 本实施例涉及上述系统的控制方法,包括以下步骤: [0035] The present embodiment relates to a control method of the system, comprising the steps of:

[0036] 1)主控制器通过模拟量数据接口采集系统电压、电流信息和并联装置总的输出电流信息,经第一FPGA单元分别传入第一DSP单元和第一DSP单元进行处理并得到计算出待补偿无功和谐波电流实时波形数据,由第一DSP单元和第一DSP单元将该待补偿无功和谐波电流实时波形数据传入第一FPGA单元; [0036] 1) the master controller via an analog interface to a data acquisition system voltage, current information and the parallel arrangement of the total output current information processing unit are passed through the first FPGA first unit and the first DSP and the DSP unit calculates give the compensation to be reactive and harmonic current waveform data in real time, by the first unit and the first DSP DSP unit and the reactive power to be compensated harmonic current real-time waveform data into a first FPGA unit;

[0037] 2)从控制器通过模拟量数据接口采集从控制器内部的输出电流信息,经第二FPGA单元传入第三DSP单元进行处理并计算出各从控制器的输出电流有效值,第三DSP单元将输出电流有效值传入第二FPGA单元并将运行状态信息通过光纤接口上传到主控制器的光纤接口单元; [0037] 2), passing through the second unit of the third FPGA DSP unit from the data interface controller via an analog output current collecting internal information from the controller of each process and the calculated effective value of the output from the current controller, the first three DSP unit rms output current incoming cell and the second FPGA interfaces operating status information uploaded to the host controller via the interface unit optical fibers;

[0038] 3)主控制器通过光纤接口接收从控制器的运行状态信息后转发到第二DSP单元, 第二DSP单元根据加权平均方式计算对应每一个从控制器的分流系数并回传给第一FPGA 单元; [0038] 3) forwarded by host controller interface to receive the optical fiber from the operating state information to the second controller unit DSP, the DSP unit of the second embodiment corresponds to the weighted average of each of the tap coefficients back to the first controller and a FPGA unit;

[0039] 4)第一FPGA单元根据:第一DSP单元传送的待补偿无功和谐波电流实时波形数据以及第二DSP单元传送的所有从控制器的分流系数计算出各从控制器的补偿电流波形数据,并将该补偿电流波形数据通过光纤接口输出到各个从控制器; [0039] 4) according to a first FPGA unit: all tap coefficients calculated from the first DSP controller to be compensated reactive power and harmonic current waveform data in real time and a second transmission unit transmits the DSP unit from each of the compensation controller the current waveform data, and supplies the compensation current to the respective waveform data from the controller interface to output through an optical fiber;

[0040] 5)从控制器通过光纤接口接收到主控制器输出的补偿电流波形数据后控制输出相应的电流,最终完成整套并联装置的补偿功能。 [0040] 5) corresponding to the current output from the controller after receiving the compensation current waveform data outputted from the main controller through the optical interface, the final package complete compensation means connected in parallel.

[0041] 所述的分流系数是指尤 Tap coefficients [0041] The particular means

Figure CN102231523AD00071

其中成表示第 Into which represents

一台从控制器对应的分流系数,I(1〜n)e是第一至第η个从控制器的额定电流,Sraia〜η)表示第1至第η个从控制器运行状态信息,当相应从控制器运行时,S_(1〜n) = 1,反之当相应从控制器不运行时,Srm(1^n) = 0,η为从控制器的个数。 A controller corresponding to the tap coefficients, I (1~n) e is the first to th η represents the rated current controller, Sraia~η) η th first through the operating state information from the controller, when from the corresponding controller is running, S_ (1~n) = 1, and vice versa when the corresponding slave controller is not running, Srm (1 ^ n) = 0, η = number of controllers.

[0042] 所述的补偿电流波形数据是指:iMfl = Ic1Xiref all,其中:irefl表示第一台从控制器对应的补偿电流波形数据A1表示第一台从控制器对应的分流系数,Iref all是主控制器计算出的系统中要补偿的总的无功和谐波电流波形数据。 Compensation current waveform data [0042] The means: iMfl = Ic1Xiref all, wherein: irefl station controller represents a first waveform data corresponding to a compensation current from the A1 represents the first controller from the corresponding tap coefficients, Iref all the master controller calculates the overall system to compensate the reactive and harmonic current waveform data.

[0043] 如图5所示,横坐标是谐波次数,纵坐标是谐波电流含量,颜色亮的柱状图是负荷谐波含量,颜色暗的柱状图是系统谐波含量,补偿后系统侧的谐波含量越小越好,即颜色暗的柱状图越矮越好,两个实验的条件相同,5次谐波均有有150A。 [0043] As shown in FIG 5, the abscissa is the harmonic number, and the ordinate is the content of harmonic current, bright color histogram is a load harmonic content, dark color histogram is the harmonic content of the system, the system side compensated harmonic content as small as possible, i.e., a dark color histogram shorter the better, two identical experimental conditions, there are five harmonic 150A. 采用主从控制系统闭环补偿效果见图(a),从图上可以开出,补偿后系统侧的5次谐波为0(实测5次谐波为2A)。 Master-slave control loop compensation effect system shown in Figure (A), can start from the figure, the 5th harmonic system side is compensated to 0 (for the 5th harmonic Found 2A). 原单独并联装置的开环补偿效果见图(b),从图上可以看出补偿后系统侧的5次谐波还剩一些(实测为30A)。 Original separate parallel open-loop compensation effect device shown in Figure (b), it can be seen from the system side of the fifth-order harmonic compensated left number (measured as 30A). 由对比可知闭环补偿效果明显好于开环补偿效果。 Loop compensator understood from Comparative significantly better than the open loop compensation effect.

Claims (6)

1. 一种用于APF/SVG并联运行的主从控制系统,其特征在于,包括:主控制器、从控制器以及若干设置于母线上的电压互感器和电流互感器,其中:用户端的电流互感器和电压互感器的输出端与主控制器的模拟量数据接口相连并传输系统的电压和电流信息,总输出电流互感器的输出端和主控制器的模拟量数据接口相连并传输装置的输出电流信息,主控制器的光纤接口和从控制器的光纤接口相连并传输待补偿的无功和谐波信息,从控制器的光纤接口和主控制器的光纤接口相连并传输各从控制器的运行状态信息以实现闭环控制。 A main APF / SVG parallel operation for the control system comprising: a main controller, the voltage and current transformers on the bus, from the controller, and wherein a plurality of settings: the current user terminal output terminal and voltage transformers and analog data interface connected to the master controller and the transmission system voltage and current information, the analog data output terminal and a total output current transformer coupled to the interface controller and the main transmission device output current information, the master controller and the optical interface from the optical fiber is connected to the interface controller and the transmission to be compensated reactive power and harmonic information, optical fiber interface is connected to the main controller and the interface controller and transmitted from each controller operating status information to enable closed-loop control.
2.根据权利要求1所述的用于APF/SVG并联运行的主从控制系统,其特征是,所述的主控制器,包括:第一DSP单元、第一FPGA单元、第二DSP单元、模拟量数据接口单元和光纤接口单元,其中:第一DSP单元、第二DSP单元、模拟量数据接口单元和光纤接口单元分别和第一FPGA单元相连并分别传输总补偿无功和谐波电流波形信息、各从控制器分流系数信息、 系统各模拟量数据信息、从装置的运行状态信息。 2. A master according to claim APF / SVG from parallel operation control system of claim 1, wherein said master controller, comprising: a first unit DSP, FPGA unit a first, a second DSP unit, analog data interface unit and the optical interface unit, wherein: the first DSP unit, the second DSP unit, analog data interface unit and the optical fiber and the interface unit are respectively connected to a first FPGA total transmission unit to compensate reactive and harmonic current waveform information, each, data information of each analog controller shunt coefficient information from the operating state of the system from the device.
3.根据权利要求1所述的用于APF/SVG并联运行的主从控制系统,其特征是,所述的从控制器,包括:第三DSP单元、第二FPGA单元、模拟量数据接口单元和光纤接口单元,其中: 第三DSP单元、模拟量数据接口单元、光纤接口单元分别与第二FPGA单元相连并分别传输从装置输出电流有效值信息、从装置各模拟量信息、主控制器下发的补偿电流波形信息。 The primary claim 1 for APF / SVG from the parallel operation control system as claimed in claim, wherein said slave controller, comprising: a third DSP unit, the second unit FPGA, analog data interface unit and optical interface unit, wherein: the third DSP unit, analog data interface unit, the interface unit are connected to the optical fiber and the second transmission means respectively FPGA unit rms output current information from the analog information of each apparatus from the main controller hair compensation current waveform information.
4. 一种根据上述任一权利要求所述系统的控制方法,其特征在于,包括以下步骤:1)主控制器通过模拟量数据接口采集系统电压、电流信息和并联装置总的输出电流信息,经第一FPGA单元分别传入第一DSP单元和第一DSP单元进行处理并得到计算出待补偿无功和谐波电流实时波形数据,由第一DSP单元和第一DSP单元将该待补偿无功和谐波电流实时波形数据传入第一FPGA单元;2)从控制器通过模拟量数据接口采集从控制器内部的输出电流信息,经第二 FPGA单元传入第三DSP单元进行处理并计算出各从控制器的输出电流有效值,第三DSP单元将输出电流有效值传入第二FPGA单元并将运行状态信息通过光纤接口上传到主控制器的光纤接口单元;3)主控制器通过光纤接口接收从控制器的运行状态信息后转发到第二 DSP单元,第二DSP单元根据加权平均方式计算对应每一个从控制 A method of controlling the system according to any preceding claim, characterized in that it comprises the following steps: 1) the master controller via an analog interface to a data acquisition system voltage, current information and the parallel arrangement of the total output current information, FPGA processing unit are passed through the first unit and the first DSP and the DSP unit to obtain a first calculated harmonic and reactive currents to be real-time waveform data compensated by the first unit and the first DSP to be compensated without the DSP unit reactive and harmonic current FPGA real-time waveform data into a first means; 2), passing through the second unit of the third FPGA DSP unit for processing the output current from the internal information from the controller through the controller interface to analog data acquisition and calculation each output from the effective value of the current controller, the DSP unit outputs a third current rms incoming unit and a second operation state FPGA interface to upload information to the main controller through the interface unit optical fibers; 3) by the main controller fiber interface receives operation state information forwarded from the second controller to the DSP unit, corresponding to each of the second DSP unit calculates a weighted average from the control mode 的分流系数并回传给第一FPGA单元;4)第一 FPGA单元根据:第一DSP单元传送的待补偿无功和谐波电流实时波形数据以及第二DSP单元传送的所有从控制器的分流系数计算出各从控制器的补偿电流波形数据, 并将该补偿电流波形数据通过光纤接口输出到各个从控制器;5)从控制器通过光纤接口接收到主控制器输出的补偿电流波形数据后控制输出相应的电流,最终完成整套并联装置的补偿功能。 And the tap coefficients back to a first FPGA unit; 4) according to a first FPGA unit: all diverted from the first DSP controller to be compensated reactive power and harmonic current real-time waveform data unit transmission and a second transmission unit DSP 5) after receiving the compensation current waveform data outputted from the main controller via fiber interface controller; coefficient calculated for each current waveform data from the compensation controller, and the optical compensation current waveform data outputted by the interface from the controller to the respective current control output corresponding to the eventual complete compensation means connected in parallel.
5.根据权利要求4所述的控制方法,其特征是,所述的分流系数是指:5 Xlκ = vw 二, : w ,其中成表示第一台从控制器对应的分流系数,^rwnl Xile + ύrun2 X12e + ' " + ύrunn X 1 neI(^n)6是第一至第η个从控制器的额定电流,Sran(H)表示第1至第η个从控制器运行状态信息,当相应从控制器运行时,srm(1 ^rf = 1,反之当相应从控制器不运行时,Sruna ^η) = 0, η为从控制器的个数。 The control method as claimed in claim 4, wherein said tap coefficients means: 5 Xlκ = vw two,: w, wherein the first from the manifold to represent the corresponding coefficient controller, ^ rwnl Xile + ύrun2 X12e + ' "+ ύrunn X 1 neI (^ n) 6 is the first to η th from the rated current controller, Sran (H) represents the first to η th operating state information from the controller, when the corresponding the controller is running, srm (1 ^ rf = 1, and vice versa when the corresponding slave controller is not running, Sruna ^ η) = 0, η = number of controllers.
6.根据权利要求4所述的控制方法,其特征是,所述的补偿电流波形数据是指:iMfl = kiXid—all,其中:irefl表示第一台从控制器对应的补偿电流波形数据,h表示第一台从控制器对应的分流系数,iref_all是主控制器计算出的系统中要补偿的总的无功和谐波电流波形数据。 6. The control method according to claim 4, wherein said compensation current waveform data refers to: iMfl = kiXid-all, wherein: irefl represents the first compensation current corresponding to the waveform data from the controller, h the first represents the tap coefficients corresponding to the controller, iref_all is the master controller of the system is calculated to compensate reactive and total harmonic current waveform data.
CN 201110188074 2011-07-06 2011-07-06 Master-slave control system and method used for parallel operation of APF/SVG CN102231523B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN 201110188074 CN102231523B (en) 2011-07-06 2011-07-06 Master-slave control system and method used for parallel operation of APF/SVG

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN 201110188074 CN102231523B (en) 2011-07-06 2011-07-06 Master-slave control system and method used for parallel operation of APF/SVG

Publications (2)

Publication Number Publication Date
CN102231523A true CN102231523A (en) 2011-11-02
CN102231523B CN102231523B (en) 2013-07-31

Family

ID=44844068

Family Applications (1)

Application Number Title Priority Date Filing Date
CN 201110188074 CN102231523B (en) 2011-07-06 2011-07-06 Master-slave control system and method used for parallel operation of APF/SVG

Country Status (1)

Country Link
CN (1) CN102231523B (en)

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102981438A (en) * 2012-12-10 2013-03-20 哈尔滨九洲电气股份有限公司 Multi-power-unit tandem FPGA control device and control method for chain type SVG
CN103064323A (en) * 2012-12-13 2013-04-24 广西星宇智能电气有限公司 Parallel control method used for active power filter
CN103309260A (en) * 2013-06-18 2013-09-18 深圳市英威腾电气股份有限公司 System and method for controlling SVG/APF (static var generator/active power filter) in parallel operation
CN103311934A (en) * 2013-06-18 2013-09-18 深圳市英威腾电气股份有限公司 System and method for multi-machine communication with SVG/APF (static var generator/active power filter) in parallel operation
CN103746382A (en) * 2013-12-31 2014-04-23 上海东瑞节能科技有限公司 Active power filtering system
CN104218584A (en) * 2014-09-16 2014-12-17 东南大学 Multi-parallel capacity optimal distributing method for active harmonic suppression device
CN104578074A (en) * 2015-01-23 2015-04-29 张琦 Loop communication network system based on optical fiber interface and control method thereof
CN106229996A (en) * 2016-08-16 2016-12-14 株洲变流技术国家工程研究中心有限公司 System for realizing multi-machine parallel operation of SVG and control method thereof

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2001045667A (en) * 1999-07-30 2001-02-16 Matsushita Electric Ind Co Ltd Parallel running of reactive power compensating apparatuses
CN101807799A (en) * 2010-04-27 2010-08-18 天津大学 Super capacitor energy storage type power quality compensator
CN101917148A (en) * 2010-07-28 2010-12-15 东方日立(成都)电控设备有限公司 Master and slave control method based on high-voltage big-power transducer

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2001045667A (en) * 1999-07-30 2001-02-16 Matsushita Electric Ind Co Ltd Parallel running of reactive power compensating apparatuses
CN101807799A (en) * 2010-04-27 2010-08-18 天津大学 Super capacitor energy storage type power quality compensator
CN101917148A (en) * 2010-07-28 2010-12-15 东方日立(成都)电控设备有限公司 Master and slave control method based on high-voltage big-power transducer

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
俞先锋等: "三相应急电源和并联型有源滤波器复合系统", 《电气自动化》, vol. 28, no. 5, 31 December 2006 (2006-12-31), pages 29 - 31 *
谭甜源等: "并联型有源电力滤波器的安全保护系统设计", 《电力系统自动化》, vol. 31, no. 12, 25 June 2007 (2007-06-25), pages 81 - 85 *

Cited By (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102981438A (en) * 2012-12-10 2013-03-20 哈尔滨九洲电气股份有限公司 Multi-power-unit tandem FPGA control device and control method for chain type SVG
CN103064323A (en) * 2012-12-13 2013-04-24 广西星宇智能电气有限公司 Parallel control method used for active power filter
CN103309260A (en) * 2013-06-18 2013-09-18 深圳市英威腾电气股份有限公司 System and method for controlling SVG/APF (static var generator/active power filter) in parallel operation
CN103311934A (en) * 2013-06-18 2013-09-18 深圳市英威腾电气股份有限公司 System and method for multi-machine communication with SVG/APF (static var generator/active power filter) in parallel operation
CN103309260B (en) * 2013-06-18 2016-05-11 深圳市英威腾电气股份有限公司 One kind svg / control system and method for parallel operation apf
CN103311934B (en) * 2013-06-18 2016-09-07 深圳市英威腾电气股份有限公司 A multi-machine communication system and method svg / apf parallel operation
CN103746382A (en) * 2013-12-31 2014-04-23 上海东瑞节能科技有限公司 Active power filtering system
CN104218584A (en) * 2014-09-16 2014-12-17 东南大学 Multi-parallel capacity optimal distributing method for active harmonic suppression device
CN104578074A (en) * 2015-01-23 2015-04-29 张琦 Loop communication network system based on optical fiber interface and control method thereof
CN104578074B (en) * 2015-01-23 2017-02-22 张琦 Ring communication network based on fiber-optic interface system and control method
CN106229996A (en) * 2016-08-16 2016-12-14 株洲变流技术国家工程研究中心有限公司 System for realizing multi-machine parallel operation of SVG and control method thereof
CN106229996B (en) * 2016-08-16 2019-01-22 株洲变流技术国家工程研究中心有限公司 A kind of system and its control method for realizing the operation of SVG device multi-machine parallel connection

Also Published As

Publication number Publication date
CN102231523B (en) 2013-07-31

Similar Documents

Publication Publication Date Title
CN102624023B (en) Reactive voltage control system of wind farm of doubly-fed set
CN102394501B (en) Energy-saving method and device based on power grid load dynamic balance
CN102231525B (en) Voltage quality control (VQC) system based on static var generator(SVG) and method thereof
CN103368182B (en) Modularized multi-machine parallel-connection large-power APF (active power filter) control system and realization method
CN102355195A (en) Multi-inverter module paralleling frequency conversion device for transmission system and control policy
CN104034982B (en) POWER QUALITY internet harmonic excitations
CN102074963A (en) Intelligent reactive compensation comprehensive control device
CN101872993A (en) Quick charging system of electric vehicle based on 400V power distribution network
WO2014153936A1 (en) Self-adaptive load type distribution transformer
CN1794537A (en) Electric network power oscillation inhibitor based on photovoltaic battery
CN102621501B (en) System and method for testing temperature rise and efficiency under rated power of high-power photovoltaic inverter
CN201290008Y (en) Multi-power unit parallel type active electric force filter
CN201523238U (en) Micro net power quality integrated control system
CN102539966A (en) Testing system for loads of frequency converters
CN104134968A (en) Protection method and system for unified power flow controller
CN101621202B (en) Controller of high-voltage chain type static and synchronous compensator
CN201038783Y (en) Low-voltage three-phase load unbalanced automatic regulation and reactive compensation device
CN104052073B (en) Line power control method and system for UPFC
CN102158100A (en) Triphase variable-frequency power supply with high power and operating method thereof
CN101764404B (en) Method for judging coordination running state between provincial and local regions in coordination voltage control between provincial and local regions
CN103852663A (en) Energy feedback type distributed photovoltaic power inverter integrated test system
CN102882268A (en) Undisturbed uninterruptible power supply device
CN103887834B (en) A battery charge and discharge management set of flexible balancing rectifier module, apparatus and system
CN103501006B (en) Centralized control method microgrid
CN103091645B (en) AC power feedback function having a 400Hz frequency power test system

Legal Events

Date Code Title Description
C06 Publication
C10 Entry into substantive examination
C14 Grant of patent or utility model