CN102156772A - Logic-compatibility-based digital circuit fault diagnosis method and system - Google Patents
Logic-compatibility-based digital circuit fault diagnosis method and system Download PDFInfo
- Publication number
- CN102156772A CN102156772A CN 201110041818 CN201110041818A CN102156772A CN 102156772 A CN102156772 A CN 102156772A CN 201110041818 CN201110041818 CN 201110041818 CN 201110041818 A CN201110041818 A CN 201110041818A CN 102156772 A CN102156772 A CN 102156772A
- Authority
- CN
- China
- Prior art keywords
- diagnosis
- unit
- circuit
- user
- digital circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000003745 diagnosis Methods 0.000 title claims abstract description 117
- 238000004422 calculation algorithm Methods 0.000 claims abstract description 51
- 238000009795 derivation Methods 0.000 claims description 7
- 230000001808 coupling Effects 0.000 claims description 5
- 238000010168 coupling process Methods 0.000 claims description 5
- 238000005859 coupling reaction Methods 0.000 claims description 5
- 230000015572 biosynthetic process Effects 0.000 claims description 4
- 238000005755 formation reaction Methods 0.000 claims description 4
- 230000004048 modification Effects 0.000 claims description 3
- 238000006011 modification reaction Methods 0.000 claims description 3
- 238000000034 method Methods 0.000 abstract description 6
- 238000001514 detection method Methods 0.000 abstract 1
- 102100000497 WDHD1 Human genes 0.000 description 15
- 101700081112 WDHD1 Proteins 0.000 description 15
- 241001442055 Vipera berus Species 0.000 description 14
- 238000007374 clinical diagnostic method Methods 0.000 description 3
- 238000002405 diagnostic procedure Methods 0.000 description 3
- 238000010586 diagram Methods 0.000 description 3
- 238000005516 engineering process Methods 0.000 description 3
- 238000009825 accumulation Methods 0.000 description 2
- 230000000454 anti-cipatory Effects 0.000 description 2
- 230000000712 assembly Effects 0.000 description 2
- 238000004364 calculation method Methods 0.000 description 2
- 239000003814 drug Substances 0.000 description 2
- 230000000977 initiatory Effects 0.000 description 2
- 230000000644 propagated Effects 0.000 description 2
- 238000011084 recovery Methods 0.000 description 2
- 238000010998 test method Methods 0.000 description 2
- 210000003734 Kidney Anatomy 0.000 description 1
- 230000002159 abnormal effect Effects 0.000 description 1
- 230000001154 acute Effects 0.000 description 1
- 239000012141 concentrate Substances 0.000 description 1
- 238000001816 cooling Methods 0.000 description 1
- 230000002950 deficient Effects 0.000 description 1
- 230000004069 differentiation Effects 0.000 description 1
- 201000009910 diseases by infectious agent Diseases 0.000 description 1
- 230000004807 localization Effects 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 210000000056 organs Anatomy 0.000 description 1
- 238000010422 painting Methods 0.000 description 1
- 238000002054 transplantation Methods 0.000 description 1
Abstract
The invention discloses a logic-compatibility-based digital circuit fault diagnosis method and a logic-compatibility-based digital circuit fault diagnosis system. The method comprises the following steps of: building a diagnosed digital circuit system by a user through a digital circuit graphical modeling unit, then setting the parameters of the circuit by using a description configuration unit, expressing a digital circuit graph by using an AD2L language and storing the digital circuit graph in a file form; reading the digital circuit description file stored by the description configuration unit by the user through an AD2L language resolving unit, performing front and rear propagation through a theorem proving unit by using the parameters provided by the user, and recording the conflict; performing diagnosis and solving by using a diagnosis algorithm unit; and highlighting a suspicious component on the graphical digital circuit by using a fault positioning unit, and generating a diagnosis test report. The system has the functions of conflict identification and candidate generation and detection, the whole operating process is simple and spends short time, and judgment and positioning of the system on fault points do not depend on experience of operators or experts.
Description
Technical field
The present invention relates to a kind of Method for Digital Logic Circuit Fault Diagnosis method and system of logic-based compatibility.
Background technology
In recent years, be the focus that the diagnostic test field is paid close attention to based on the research of Model Diagnosis with using, develop very soon, multiple solution has appearred.Than traditional diagnostic method, the diagnosis based on model that development in recent years is got up has remarkable advantages, does not promptly rely on experience, is independent of equipment, model can reuse.
The tradition diagnosis all is based on the diagnosis (being also referred to as the diagnosis based on " shallow knowledge ") of experience, this diagnosis mainly relies on the experimental knowledge of domain expert to diagnosis object, this method has extremely strong dependence to the application field, i.e. the diagnosis that an object is suitable for can not be used on the another one diagnosis object.Adopt the computerized diagnostic system of this method to mainly contain two classes: a class is based on the diagnostic system of rule, the another kind of diagnostic system that is to use discrimination tree.The difficult problem of this diagnostic system is knowledge acquisition: the domain expert needs long time integration could obtain diagnosis object knowledge (in fact these knowledge are always incomplete) on the one hand; On the other hand, from domain expert there acquire knowledge and change into computer system can with production rule also be a big problem.Therefore it is longer to develop this required lead time of computer assisted diagnostic system, the paces that do not catch up with the renewal of the equipment replacement are (when often knowledge accumulation is also insufficient, product upgrades, some old knowledge are not worth to new product), do not satisfy the needs of using, newly-designed electronic circuit product is all the more so for constantly employing new technology.
Being to use the structure of system and behavior knowledge theoretical as a setting based on Model Diagnosis, is a kind of brand-new diagnosis, is described as diagnosis theory and technical revolution by some artificial intelligent experts.The compatibility diagnosis is a kind of typically based on Model Diagnosis, its main thought is: set up according to the annexation between system's element and the element and wait to diagnose the model of system (as structure, function, behavior), this model is described with the first order logic statement usually, according to the logical model of system and the input of system, we can derive system's anticipatory behavior under normal circumstances by the inference theory of logic, if the system's agenda that observes and system's anticipatory behavior are variant, with regard to illustrative system logically is inconsistent, promptly have faulty components, utilize the inference theory of logic, we can determine the element set of initiating failure.
Bright for instance in actual applications tradition diagnosis and based on the difference of Model Diagnosis: be similar to the diagnosis of the traditional Chinese medical science based on the diagnostics classes of experience, be similar to the diagnosis of doctor trained in Western medicine based on the diagnostics classes of model.In the diagnosis of the traditional Chinese medical science, doctor's diagnosis entirely by rule of thumb.The doctor does not consider people's body structure, does not consider the function of each organ of human body and the connection between them, therefore also just can't be as doctor trained in Western medicine to patient's treatment of performing an operation, for example intimate, operation such as kidney transplantation.For a free-revving engine based on the diagnosis of experience is to leave prescription for the object (patient) of diagnosis, and patient has improved physiological operation mechanism after having taken the prescription of leaving, recovered health.
Through the development of two more than ten years, in theoretical and application, progressively move to maturity based on Model Diagnosis.Mainly comprise system modelling, diagnose and find the solution two parts based on Model Diagnosis.Initiative work is the INTER system of de Kleer and the WATSON system of Brown.The nineties, more famous fault diagnosis system GDE has appearred in artificial intelligence field, field of software engineering has occurred the software debugging method (list of references [1 based on model that is applied to program error diagnostics based on Model Diagnosis, 2]), wherein used a kind of at based on the modelling demand of Model Diagnosis and the first order modeling descriptive language AD2L language (list of references [3]) that proposes.Some exploitations at present be applied in the reality based on the Model Diagnosis system, for example: in the engineering field, Mostermen and Biswas successfully are applied to the method that the supervision of the dynamic system of Lackinger and Nejdl proposition combines with diagnosis on the fault diagnosis of the auxiliary cooling recirculation system of breeder reactor; At medical domain, helpful diagnosis and the TrauAID system of repairing traumatism treatment; In the economic field, the decision system CROSBY that is applied to the financial accounting audit of Hamscher is arranged.
The aspect is found the solution in diagnosis, the classical HS-tree (list of references [4]) that R.Reiter is arranged.Domestic research work in this respect concentrates on more to calculate and bumps on the algorithm of collection, the Boolean algebra method (list of references [6]) that for example Jiang Yun flies, Lin Li proposes, BHS-tree are calculated and bump collection (list of references [7]), and collection is bumped in the CSSE-tree method calculating that Ou Yangdantong proposes.
Domestic systematic study to modelling, conflict identification, candidate's generation is less, and the present invention is on the basis of using for reference former achievements, according to inventor's achievement in research (list of references [1,2,5,6,7]), design and Implement a kind of diagnostic system and method that solves the digital circuit diagnosis problem.
Background technology used in the present invention is included in below with reference in the document:
[1]R.Chen，F.Wotawa.Diagnosing?Program?Errors?with?Light-weightedSpecifications，LNAI?4031，639-649，2006，Springer.
[2]R.Chen，F.Wotawa.An?Object?Store?Model?for?Diagnosing?JavaPrograms，LNCS?3809，865-870，2005.
[3]Thomas?Havelka，Markus?Stumptner，and?Franz?Wotawa.Ad2l-aprogramming?language?for?model-based?systems.2000.
[4]Raymond?Reiter.A?theory?of?diagnosis?from?first?principles?[j].Artificial?Intelligence，32(l)：57-95，1987.
[5] Chen Rong, Jiang Yunfei. contain the diagnostic system based on model of constraint, Chinese journal of computers, 24 (2): 127-13b, 2001.
[6] Jiang Yunfei, Lin Li. calculate minimum with the Boolean algebra method and bump collection. Chinese journal of computers, 26 (8): 919--924,2003.
[7] Jiang Yunfei, Lin Li. use a minute HS tree calculating minimum is bumped collection. Chinese journal of computers, 13 (22): 2267--2274,2002.
Summary of the invention
The present invention is in order to overcome weak point of the prior art, to be intended to break away from the limitation of traditional diagnosis method, realizing a kind of diagnose testing system based on the digital circuit components model.Recognize the candidate from conflict and produce and survey, the whole operation process is simple, the time spent short, and system does not rely on operating personnel or expert's experience to the differentiation location of trouble spot.The technological means that the present invention adopts is as follows:
A kind of Method for Digital Logic Circuit Fault Diagnosis system of logic-based compatibility is characterized in that comprising:
The graphical modeling unit of digital circuit is used for patterned assembly drag and drop mode and builds the digital circuitry that a quilt is diagnosed;
Dispensing unit is described, use digital circuitry that the graphical modeling unit of AD2L language representation's digital circuit set up and with the form storage of file, the user imports the input value of diagnostic system input end simultaneously, actual observed value, the diagnosis number upper limit and the diagnosis algorithm of output terminal selected;
AD2L language resolution unit, be used to read the digital circuit description document of describing the dispensing unit storage,, this description document be expressed as the such data structure of constraint network in computer-internal through word scanning and syntax parsing, wherein node is exactly an assembly, and the limit is exactly the line on the circuit;
The theorem prover unit is used for the derivation algorithm of forward-type and the derivation algorithm of backward type are promptly carried out in the constraint network that AD2L language resolution unit the is created identification that conflicts on the constraint network of description document;
The diagnosis algorithm unit, the algorithm that adopts the user to select: HS-tree, BHS-tree or Boolean algebra method are diagnosed the conflict identification of theorem prover unit, to produce the diagnosis candidate;
Failure location unit, the diagnostic result that the diagnosis algorithm unit is produced corresponds to the assembly in the circuit, and it is suspicious to show to highlight this assembly on patterned digital circuit.(also can further differentiate) for diagnosis
A kind of Method for Digital Logic Circuit Fault Diagnosis method of logic-based compatibility is characterized in that comprising the steps:
1) behind the program start, the user uses the dialog box assigned address to open an engineering;
2) user builds the digital circuitry that a quilt is diagnosed by the graphical modeling unit of digital circuit, here need the user select for use digital circuit gate leve standard package (as with door or the door, not gate), be dragged and dropped into the target location, the input and output port of coupling assembling forms complete Circuits System;
3) user uses and describes dispensing unit and set the actual observed value of the input value of this circuit input end, output terminal, the diagnosis number upper limit and diagnosis algorithm and select, and uses digital circuitry that the graphical modeling unit of AD2L language representation's digital circuit set up and with the form storage of file;
4) user reads the digital circuit description document of describing the dispensing unit storage by AD2L language resolution unit, system correctly resolves this circuit description document, in computer-internal it is expressed as a data structure that is called constraint network, wherein node is exactly an assembly, and the limit is exactly the line on the circuit;
5) suppose all operate as normal of all component, the input value that theorem proving unit application user provides, actual observed value on real output value and the observation station, the normal assembly that starts on this constraint network carries out work, by input end to the output terminal propagation values, or by output terminal to the input end propagation values, search on which point and a plurality of values occurred, the i.e. inconsistent conflict point that is designated as in logic, writing down this conflict is that the contradiction that is designated as that causes in which assembly operate as normal of hypothesis is supposed, so find more conflict point, write down all contradiction hypothesis, gather the employed all conflicts of formation diagnosis algorithm;
6) at the conflict set that obtains, diagnosis algorithm unit by using diagnosis algorithm HS-tree, BHS-tree or Boolean algebra method are diagnosed and are found the solution, and calculate the diagnosis candidate;
7) failure location unit corresponds to suspect assembly in the circuit to the diagnostic result in the 6th step, highlights suspect assembly on patterned digital circuit;
When 8) needing further candidate diagnosis to be differentiated, for the user specifies further observation station, the user provides the actual observed value of these observation stations, returns step 5; Otherwise carried out for the 9th step;
9) gather all diagnostic results and related description thereof, and generate a diagnostic test report of finishing.
Described step 4 also comprises keyword in the AD2L language resolution unit scanning document, resolves the syntactical unit that the AD2L language is approved again, creates the pairing constraint network of circuit description document; As finding that grammar mistake is arranged in the file, system can report an error to the user, till the intact all grammar mistake of user's modification.
Among the present invention, to how producing candidate's diagnosis, the user can have multiple choices, both can select classical R.Reiter diagnosis algorithm HS-tree [2] and improve algorithm, also can select BHS-tree proposed by the invention and Boolean algebra method etc.BHS-tree algorithm among the present invention is to utilize binary tree to calculate to bump collection, sets simply, is easy to realize that than HS-efficient also is higher than the HS-tree, and does not need beta pruning, can not lose correctly and separate.Boolean algebra method among the present invention is on BHS-tree basis, further algorithm is improved, make the data structure of unnecessary foundation tree, and this algorithm only needs a calculating can obtain bumping collection, and (HS-tree, BHS-set to need to set up to set and recall to calculate to bump and collect two steps) efficiency ratio BHS-tree improves again.
The present invention is a kind of diagnostic method based on model, and it needs domain experts' experience knowledge unlike expert system, but being background theories by the structure of diagnostic system and behavior knowledge (as physical principle, law, formula).The diagnostic method based on experience traditional in some field is inapplicable.For example for electronics, electric equipment products.The purpose of diagnosis is to find out defective element, changes these elements then, makes the system recovery operate as normal.The diagnosis of this class needs a large amount of knowledge about system architecture, and model is exactly the description to the system architecture sex knowledge, and the update paces of products such as current electronics, electrical equipment, software are very fast makes that the life cycle of this series products is generally all very short.And mainly depend on expertise based on the diagnosis of experience.The formation of expertise, summary and accumulation need long process, and expertise accumulates by the time, develops the diagnostic system that makes new advances according to these knowledge again, and the product that it will be diagnosed may have been eliminated, and is perhaps out-of-date.Advantage of the present invention is: when model can or be made from product design, utilize knowledge to begin structure, avoid obtaining from the domain expert difficulty of knowledge; As long as abstract correct of model just can diagnose all possible fault, not only can handle new fault (traditional diagnose often powerless), and can also provide compellent explanation.And, as long as the update system model just can be used for diagnosing another equipment, thereby have device independence, but generalization is good because it separates the reasoning kernel of system with system model.
Description of drawings
Fig. 1 is used for the structural representation of the conforming digital circuit diagnostic system of logic-based for the present invention;
Fig. 2 is used for the workflow diagram of the conforming digital circuit diagnostic system of logic-based for the present invention;
Fig. 3 is the structural representation of test circuit in the embodiment of the invention 1;
Fig. 4 is the structural representation of test circuit in the embodiment of the invention 2.
Embodiment
The conforming digital circuit diagnostic system of logic-based of the present invention has been realized all processes based on Model Diagnosis, be contents such as model representation, conflict identification, candidate's generation, localization of fault, the present invention gives improved diagnosis algorithm in addition, comprises HS tree, BHS tree and Boolean algebra method etc.
Fig. 1 has provided structural representation of the present invention, comprise: the graphical modeling unit 101 of digital circuit, be used for patterned assembly drag and drop mode and build the digital circuitry that a quilt is diagnosed, and set the observed reading of the input and output side of this circuit, by DComponent, DCSubcomponent, DCOr, DCNor, DCAnd, DCNand, DCNot, DCXor, DCXnor, DCAdd, DCMul, the DCPort class is formed, wherein all realized the function of standard package under each class, be under the normal mode of operation and fault mode under behavior, for example consider the DCAdd assembly, its input and output must be satisfied out (DCAdd)=in1 (DCAdd)+in2 (DCAdd) under the normal mode of operation, and the fault mode of acquiescence is the output fixed value.Describe that dispensing unit 102 uses digital circuitry that the graphical modeling unit of AD2L language representation's digital circuits set up and with the form storage of file, the user imports the input value of diagnostic system input end simultaneously, actual observed value, the diagnosis number upper limit and the diagnosis algorithm of output terminal selected, and is made up of FileAccessor and Configurator class.AD2L language resolution unit 103 is used to read the digital circuit description document of describing the dispensing unit storage, through word scanning and syntax parsing, this description document is expressed as the such data structure of constraint network in computer-internal, wherein node is exactly an assembly, the limit is exactly the line on the circuit, it comprises scanner and resolver two parts, wherein scanner is by GenericScanner, LogicScanner, GenericToken, KeywordToken, EOIToken, ErrorToken, the IdToken class is formed, and resolver is by LObject, LTruePredicate, LFalsePredicate, LVariable, LFunctor, LPredicate, LSentence, the LSentences class is formed.Theorem proving unit 104 is used for the constraint network that AD2L language resolution unit the is created identification that conflicts, promptly on the constraint network of description document, carry out the derivation algorithm of forward-type and the derivation algorithm of backward type, form by TPObject, MBDTheoremProver, TPProposition, TPAssumption, TPRule class.The algorithm that diagnosis algorithm unit 105 adopts the user to select: HS-tree, BHS-tree or Boolean algebra method are diagnosed the conflict identification of theorem prover unit, to produce the diagnosis candidate, form by TPDiagnosor, HSTreeDiagnosor, BHSTreeDiagnosor, BADiagnosor, GADiagnosor, GenericNode, HSNode, BNSNode, GACoder, BADCoder class.Failure location unit 106 is mainly used in the suspect assembly in the positioning circuit, is made up of Diagnoses, ValueHolder, DiagnosisPlacer class; The diagnostic result that the diagnosis algorithm unit is produced corresponds to the assembly in the circuit, and it is suspicious to show to highlight this assembly on patterned digital circuit, also can further differentiate for diagnosis.
The present invention is based on the workflow of the digital circuit diagnostic system of logical consistency in conjunction with Fig. 2 explanation.
1) behind the program start, the user uses the dialog box assigned address to open an engineering;
2) user builds the digital circuitry that a quilt is diagnosed by the graphical modeling unit of digital circuit, here need the user select for use digital circuit gate leve standard package (as with door or the door, not gate), be dragged and dropped into the target location, the input and output port of coupling assembling forms complete Circuits System;
3) user uses and describes dispensing unit and set the actual observed value of the input value of this circuit input end, output terminal, the diagnosis number upper limit and diagnosis algorithm and select, and uses digital circuitry that the graphical modeling unit of AD2L language representation's digital circuit set up and with the form storage of file;
4) user reads the digital circuit description document of describing the dispensing unit storage by AD2L language resolution unit, system correctly resolves this circuit description document, in computer-internal it is expressed as a data structure that is called constraint network, wherein node is exactly an assembly, and the limit is exactly the line on the circuit;
5) suppose all operate as normal of all component, the input value that theorem proving unit application user provides, actual observed value on real output value and the observation station, the normal assembly that starts on this constraint network carries out work, by input end to the output terminal propagation values, or by output terminal to the input end propagation values, search on which point and a plurality of values occurred, the i.e. inconsistent conflict point that is designated as in logic, writing down this conflict is that the contradiction that is designated as that causes in which assembly operate as normal of hypothesis is supposed, so find more conflict point, write down all contradiction hypothesis, gather the employed all conflicts of formation diagnosis algorithm;
6) at the conflict set that obtains, diagnosis algorithm unit by using diagnosis algorithm HS-tree, BHS-tree or Boolean algebra method are diagnosed and are found the solution, and calculate the diagnosis candidate;
7) failure location unit corresponds to suspect assembly in the circuit to the diagnostic result in the 6th step, highlights suspect assembly on patterned digital circuit;
When 8) needing further candidate diagnosis to be differentiated, for the user specifies further observation station, the user provides the actual observed value of these observation stations, returns step 5; Otherwise carried out for the 9th step;
9) gather all diagnostic results and related description thereof, and generate a diagnostic test report of finishing.
Wherein step 4 also comprises keyword in the AD2L language resolution unit scanning document, resolves the syntactical unit that the AD2L language is approved again, creates the pairing constraint network of circuit description document; As finding that grammar mistake is arranged in the file, system can report an error to the user, till the intact all grammar mistake of user's modification, has all revised and could diagnose.
Step 2 also comprises if do not have a legal engineering on this position, just is the newly-built engineering of user on assigned address; Otherwise, execution in step 3.
[first embodiment]
Be example with full adder shown in Figure 3 below, above basic step is explained.
1) behind the program start, the user uses the dialog box assigned address to open an engineering.
2) user builds a full adder digital circuit as shown above by the graphical modeling unit 101 of digital circuit.Here the user selects gate leve standard package and door And1 and And2 or door Or1, XOR gate Xor1 and Xor2 for use.The user is dragged and dropped in the eyes of position with them, and the input and output port of coupling assembling-with Xor1 is an example again, and its two input ends link to each other with a, b respectively, and output terminal is connected to Xor2 and And2.Build like this and finish a complete full adder circuit.
3) user uses and describes dispensing unit 102 this circuit input end of setting a, the value of b, c and the actual observed value of output terminal q, z, sets the diagnosis number upper limit again, selects diagnosis algorithm.Use full adder circuit that AD2L language representation user built and with the form storage of file.Full adder is exactly that system uses the full adder circuit shown in the AD2L language description figure hereto, finally is stored as the form of text.As previously mentioned, the AD2L language is a kind of at the first order modeling descriptive language [1] that proposes based on the modelling demand of Model Diagnosis, and it is specified to comprise by definitions component and relevant port and exists and the rule of generality quantifier respective behavior.With among the full adder figure with door And1 be example, its AD2L description document is as follows, wherein AD2L is called the parts (component) of andGate type, it has in1 and two input ports of in2 (port), an out output port.5～8 line descriptions with the behaviour of door, be input end all for true time output true (the 6th row), input end have one for false time output false (the 7th row), and the implication of the nab of the 5th row be default hypothesis should and door (not abnormal) working properly.The AD2L that can provide among the full adder figure other or door Or1, XOR gate Xor1 and Xor2 similarly describes, and promptly is defined as orGate type components and xorGate type components respectively.Length is not limit and is write out in detail, and difference is functions of components.
AD2L is divided into two kinds of single part and complex component to parts.Single part has only defined the function of component port and its realization, can not be in further division; Complex component has defined the port and the connection between its inner subassembly (each subassembly is all described respectively, can be that a single part also can be a complex component) of parts.AD2L language description systematic observation is that the assignment by component port and port constitutes, a final observed reading is assigned on the parts of observation, for example the observed reading among the full adder figure is { a=true, b=false, c=true, q=false, z=false}, wherein a, b, c are the input end of full adder, and q, z are its output terminal.The circuit description document that finally provides the full adder parts is as follows:
4) AD2L language resolution unit 103 reads the circuit description document of full adder parts, repeats the 2nd when finding connection error) step and the 3rd) step, till the circuit description of full adder parts does not have connection error.At this moment system correctly resolves the circuit description document of full adder parts, in computer-internal it is expressed as a figure, and node is exactly an assembly, and the limit is exactly a line on the circuit.Such data structure is called constraint network.
5) theorem proving unit 104 hypothesis and door And1 and And2 or door Or1, XOR gate Xor1 and Xor2 operate as normal all, the input value of a that user application provides, b, c, actual observed value on observation station q, the z, start on this constraint network with door or door, XOR gate operate as normal: the one, to output terminal propagation values (be called forward-type derive), can obtain possible output valve by input end at output terminal with door And1 and And2 or door Or1, XOR gate Xor1 and Xor2; The 2nd, to input end propagation values (being called backward type derives), can obtain possible input value by output terminal at input end with door And1 and And2 or door Or1, XOR gate Xor1 and Xor2.Here forward-type derivation is exactly that input end a, b, c value are propagated forward, promptly propagates output valve through components A nd1, Xor1, And2, Or1, Xor2 to output terminal q, z from left to right in the circuit diagram; And backward type is derived conversely, supposes the parts operate as normal exactly, infers the input value of parts again according to the observed reading of component function and output terminal, and right-to-left is propagated the value of inferring through all parts to input end.Parts Or1 with the orGate type is an example, known observed reading { z=false}, suppose that Or1 is working properly, according to or the function of door infer that the value of its two input ends is false certainly, so can give And1 this inferred value backpropagation, in like manner And1 can infer that two input values of oneself are false, and this causes and known observation { c=true} contradiction.(promptly in logic inconsistent is called conflict point) can be searched for and found to have occurred a plurality of values on which point in system like this, writes down this conflict and in which assembly operate as normal of hypothesis cause (these assemblies are called the hypothesis that causes this conflict).So the more conflict point of system discovery writes down all contradiction hypothesis, gathers to form the employed all conflicts of diagnosis algorithm (being called the conflict set).
6) at the conflict set that obtains, the diagnosis algorithm (as HS-tree, BHS-tree, Boolean algebra method) that diagnosis algorithm unit 105 utilizes the user to select is diagnosed and is found the solution, and calculates possible diagnosis.Diagnostic calculation process after the present invention improves following (the supposition observed reading is: a=true, b=false, c=true, q=false, z=false}):
(1) at first check all parts of total system And1, Xor1, And2, Xor2, whether Or1} consistent with current observed reading.If there is not fault in unanimity then system, do not need to calculate conflict; Then need calculating to diagnose as if inconsistent.From And1, according to input value And1 (in1)=true of And1, And1 (in2)=false obtains output valve And1 (out)=true.Next be Xor1 according to input value Xor1 (in1)=true, Xor1 (in2)=false obtains output valve Xor1 (out)=false.Check And2 then, according to input value And2 (in1)=true, And2 (in2)=false obtains And2 (out)=false.Arrive Xor2 again, according to two input value Xor2 (in1)=true, Xor2 (in2)=false should obtain output valve Xor2 (out)=true and actual observation to output valve be q=false.According to being input as genuine the time when one with the function of door, the result be true, and there is fault in proof system under the situation of current observed reading, and the conflict that next begins to calculate initiating failure is gathered.
(2) cause inconsistent set { And1, And2, Xor1, Xor2, after Or1} once removes parts in order, can make the system recovery unanimity, if the part that consistent then these parts are exactly the conflict set (the conflict set that different judgements forms in proper order may be different).The similar step of deterministic process each time (1) is through obtaining conflict set { Xor1, And2, Or1} after calculating.
(3) { Or1} begins to make up HS-dag figure as root node for Xor1, And2, and root node generates three child's nodes as father node, and every limit of pointing to its child's node of mark is Xor1 respectively, And2, Or1 the conflict set.
(4) calculate the content (with set from root node to this node underlined limit, a conflict set of not occuring simultaneously) of mark limit by the new node of Xor1 sensing.Judge the set remove Xor1 And1, And2, Xor2, whether Or1} consistent, if consistently just do not exist such conflict, inconsistent words just to find the solution the content of a new conflict set cooperation for the node that pointed to by Xor1.Not conflict as calculated that is to say that Xor1 gathers with all conflicting common factor is arranged.This node to root node the set on underlined limit be exactly one and bump collection, i.e. { Xor1}.Adopt similar step recursive calculation.
(5) set out by And2 mark limit by root node, { Xor1, Xor2} is again by { Xor1, the Xor2} node generates the mark limit and is respectively Xor1, two new nodes of Xor2 to have generated a new node.Being set out by these two limits does not all have new node to generate, promptly obtain two bump collection And2, Xor1}, And2, Xor2} wherein And2, Xor1} be in the hope of the collection that bumps { superset of Xor1} is closed node so this node is marked as; Set out by root node and can generate a new node { Xor1 by Or1 mark limit, Xor2} is again by { Xor1, two new mark limit Xor1 of Xor2} node generation, Xor2, being set out by these two limits does not all have new node to generate, and promptly obtains two and bumps collection { Or1, Xor1}, { Or1, Xor2} wherein Or1, Xor1} be in the hope of the collection that bumps { superset of Xor1} is closed node so be marked as.
(6) we obtained three and bump collection { Or1, Xor1}, { Xor1}, { And2, Xor2} after diagnosis finished.
(7) failure location unit 106 diagnostic result Or1, Xor1}, Xor1}, and And2, Xor2} correspond to associated component in the circuit, highlight show suspicious.{ Or1, Xor1} show that assembly Or1 and Xor1 are suspicious, and failure location unit 106 just highlights these two assemblies on patterned digital circuit in for example diagnosis.
[second embodiment]
Circuit as shown in Figure 4 illustrates practicing of this method of testing.In this circuit, assembly have totalizer DCAdd, multiplier DCMul, with the door DCAnd or the door DCOr, not gate DCOr.We have compiled a sequence number for all component in the circuit, as to be numbered 1 assembly be a totalizer DCAdd.For we use this assembly of sequence number acute pyogenic infection of finger tip of assembly in the convenient ensuing narration.
System can select an assembly at random, allows it with failure mode work, and is incorrect as the output valve of output terminal.We select assembly 13 (a multiplier DCMul) in the experiment, and make it with certain failure mode work, for example make that its output valve is out (13)=8*in2 (13), 8 times of the input value of promptly fixing its input port 2 of output.Use method provided by the present invention, diagnosis algorithm is as follows:
1) behind the program start, uses engineering management module newly-built engineering on user's appointed positions of the graphical modeling unit 101 of digital circuit.
2) user builds digital circuitry that quilt is diagnosed as shown in Figure 3 by the graphical modeling unit 101 of digital circuit, here need the user select for use totalizer DCAdd, multiplier DCMul, with door DCAnd or standard packages such as door DCOr, not gate DCNot etc., be dragged and dropped into the appropriate location, the input and output port of coupling assembling forms complete Circuits System.
3) user uses description dispensing unit 102 to set the input value of these circuit input ends and the actual observed value of output terminal, and acquiescence diagnosis number is 20, and diagnosis algorithm is selected the HS-tree algorithm.Here the user provides input value { in1 (1)=1, in2 (1)=2, in1 (2)=2, in2 (2)=1, in1 (3)=1, in2 (3)=0, in1 (4)=0, in2 (4)=0}, wherein assembly 1 is a totalizer DCAdd, assembly 2 is a multiplier DCMul, and assembly 3 is one and a door DCAnd, and assembly 4 is one or a DCOr; The output valve of desired output end be out (12)=21, out (13)=18, out (14)=2}, wherein assembly 12 is a totalizer DCAdd, assembly 13 and 14 all is multiplier DCMul.The user preserves the description document (being called for short the circuit description document) of engineering attribute, observed reading, operational factor and measured number circuit.
4) user uses the description that AD2L language resolution unit 103 is preserved the measured number circuit with the form of file, and creates the pairing constraint network of circuit.
5) input value, the real output value that provide of theorem proving unit 104 user applications, all operate as normal of all component are at first supposed by system, start theorem proving, output terminal at assembly 13 is found, real output value is out (13)=16, but be contemplated to be out (13)=18, so find a contradiction here.Theorem prover search causes the hypothesis of this contradiction, promptly finds which assembly operate as normal of hypothesis and causes this contradiction.Find in this example that { 1,2,3,4,5,6,7,8,10, the 13} operate as normal can cause this contradiction to the hypothesis assembly, supposes that { 1,2,3,4,5,6,7,9,10,12, the 13} operate as normal also can cause this contradiction to assembly.Therefore each hypothesis all implies conflict, and they are called the conflict set.
6) diagnosis algorithm unit 105 input conflict set, the diagnosis algorithm HS-tree of using the user to select is diagnosed and finds the solution, possible being diagnosed as 1}, and 2}, 3}, 4}, 5}, 6}, 7}, 8,9}, 8,12}, { 10}, { 13}.
7) need here further candidate diagnosis to be differentiated.System is these diagnosis candidate ordering, and the result is that the input end of assembly 13 is further observation station.The user provides the actual observed value on this aspect { in1 (13)=9, in2 (13)=2}.
8) input value that provides of theorem proving unit 104 user applications, the actual observed value on the observation station, and desired output.Other assembly of system postulation all except assembly 13 is operate as normal all, starts theorem proving, does not find contradiction.
9) so far assembly 13 faults are confirmed, and gather all diagnostic results and related description thereof by failure location unit 106 systems, generate a diagnostic test report of finishing by form.
[the 3rd embodiment]
The third embodiment of the present invention illustrates practicing of this method of testing by the S344 among ISCAS 89 benchmark.
S344 is made up of 101 doors, comprise 44 with door, 18 Sheffer stroke gates, 9 or and 30 rejection gates.S344 has 9 input ends, 11 output terminals.Select at random in the experiment one or two with door, allow fault mode work such as its stuck-at-0 that generally acknowledges with certain industry or stuck-at-1.Use method provided by the present invention, diagnosis algorithm is as follows:
1) behind the program start, a newly-built engineering on user's appointed positions, operational factors such as the diagnosis number upper limit and diagnosis algorithm selection are made as default value;
2) system reads the S344.bench file among ISCAS 89 benchmark, and draws the circuit diagram of S344 on painting canvas automatically;
3) user sets the input value of this circuit and the actual observed value of output terminal;
4) user preserves the S344 circuit description document relevant with engineering (being called for short the S344 description document), engineering attribute file, some operational factors etc.
5) system scan is resolved the S344 description document.At this moment the syntactical unit that the AD2L language is approved resolved again in keyword in system's meeting scanning document, creates the pairing constraint network of circuit description document.Alternatively, when finding grammar mistake, can report to the graphical modeling unit of digital circuit.
6) observed reading that provides of user application comprises the actual observed value on input value, real output value and the observation station.Start theorem proving, search causes the hypothesis of contradiction, gathers to form the employed conflict set of diagnosis algorithm.When not finding contradiction, remind not discovery system of user operation difference.
7) diagnosis algorithm that uses the user to select to the conflict set that obtains is found the solution, and calculates possible diagnosis candidate.
8) according to the suspect assembly in the diagnosis positioning circuit, on patterned digital circuit, highlight suspect assembly.
9) gather all diagnostic results and related description thereof, and generate a diagnostic test report of finishing by form.
The above; only be the preferable embodiment of the present invention; but protection scope of the present invention is not limited thereto; anyly be familiar with those skilled in the art in the technical scope that the present invention discloses; be equal to replacement or change according to technical scheme of the present invention and inventive concept thereof, all should be encompassed within protection scope of the present invention.
Claims (3)
1. the Method for Digital Logic Circuit Fault Diagnosis system of a logic-based compatibility is characterized in that comprising:
The graphical modeling unit of digital circuit is used for patterned assembly drag and drop mode and builds the digital circuitry that a quilt is diagnosed;
Dispensing unit is described, use digital circuitry that the graphical modeling unit of AD2L language representation's digital circuit set up and with the form storage of file, the user imports the input value of diagnostic system input end simultaneously, actual observed value, the diagnosis number upper limit and the diagnosis algorithm of output terminal selected;
AD2L language resolution unit, be used to read the digital circuit description document of describing the dispensing unit storage,, this description document be expressed as the such data structure of constraint network in computer-internal through word scanning and syntax parsing, wherein node is exactly an assembly, and the limit is exactly the line on the circuit;
The theorem prover unit is used for the derivation algorithm of forward-type and the derivation algorithm of backward type are promptly carried out in the constraint network that AD2L language resolution unit the is created identification that conflicts on the constraint network of description document;
The diagnosis algorithm unit, the algorithm that adopts the user to select: HS-tree, BHS-tree or Boolean algebra method are diagnosed the conflict identification of theorem prover unit, to produce the diagnosis candidate;
Failure location unit, the diagnostic result that the diagnosis algorithm unit is produced corresponds to the assembly in the circuit, and it is suspicious to show to highlight this assembly on patterned digital circuit.
2. the Method for Digital Logic Circuit Fault Diagnosis method of a logic-based compatibility is characterized in that comprising the steps:
1) behind the program start, the user uses the dialog box assigned address to open an engineering;
2) user builds the digital circuitry that a quilt is diagnosed by the graphical modeling unit of digital circuit, needs the user to select digital circuit gate leve standard package for use here, is dragged and dropped into the target location, and the input and output port of coupling assembling forms complete Circuits System;
3) user uses and describes dispensing unit and set the actual observed value of the input value of this circuit input end, output terminal, the diagnosis number upper limit and diagnosis algorithm and select, and uses digital circuitry that the graphical modeling unit of AD2L language representation's digital circuit set up and with the form storage of file;
4) user reads the digital circuit description document of describing the dispensing unit storage by AD2L language resolution unit, system correctly resolves this circuit description document, in computer-internal it is expressed as a data structure that is called constraint network, wherein node is exactly an assembly, and the limit is exactly the line on the circuit;
5) suppose all operate as normal of all component, the input value that theorem proving unit application user provides, actual observed value on real output value and the observation station, the normal assembly that starts on this constraint network carries out work, by input end to the output terminal propagation values, or by output terminal to the input end propagation values, search on which point and a plurality of values occurred, the i.e. inconsistent conflict point that is designated as in logic, writing down this conflict is that the contradiction that is designated as that causes in which assembly operate as normal of hypothesis is supposed, so find more conflict point, write down all contradiction hypothesis, gather the employed all conflicts of formation diagnosis algorithm;
6) at the conflict set that obtains, diagnosis algorithm unit by using diagnosis algorithm HS-tree, BHS-tree or Boolean algebra method are diagnosed and are found the solution, and calculate the diagnosis candidate;
7) failure location unit corresponds to suspect assembly in the circuit to the diagnostic result in the 6th step, highlights suspect assembly on patterned digital circuit;
When 8) needing further candidate diagnosis to be differentiated, for the user specifies further observation station, the user provides the actual observed value of these observation stations, returns step 5; Otherwise carried out for the 9th step;
9) gather all diagnostic results and related description thereof, and generate the diagnostic test report.
3. the Method for Digital Logic Circuit Fault Diagnosis method of a kind of logic-based compatibility according to claim 2, it is characterized in that described step 4 also comprises keyword in the AD2L language resolution unit scanning document, resolve the syntactical unit that the AD2L language is approved again, create the pairing constraint network of circuit description document; As finding that grammar mistake is arranged in the file, system can report an error to the user, till the intact all grammar mistake of user's modification.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 201110041818 CN102156772A (en) | 2011-02-21 | 2011-02-21 | Logic-compatibility-based digital circuit fault diagnosis method and system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 201110041818 CN102156772A (en) | 2011-02-21 | 2011-02-21 | Logic-compatibility-based digital circuit fault diagnosis method and system |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN102156772A true CN102156772A (en) | 2011-08-17 |
Family
ID=44438269
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN 201110041818 Pending CN102156772A (en) | 2011-02-21 | 2011-02-21 | Logic-compatibility-based digital circuit fault diagnosis method and system |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN102156772A (en) |
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102435938A (en) * | 2011-10-28 | 2012-05-02 | 中国电子科技集团公司第三十八研究所 | Function-based digital circuit failure detecting and positioning system and method |
| CN103018592A (en) * | 2012-11-28 | 2013-04-03 | 西南交通大学 | Fault diagnosis method of traction transformer based on model diagnosis |
| CN104535917A (en) * | 2014-12-23 | 2015-04-22 | 宁波大学 | Quick detection method for digital circuit failure |
| CN104765282A (en) * | 2015-04-10 | 2015-07-08 | 三峡大学 | All-digital comprehensive simulation platform of power station |
| CN109033930A (en) * | 2018-05-07 | 2018-12-18 | 北京化工大学 | Mechanical equipment fault diagnosis method based on fault mechanism and statistical model online learning |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101865705A (en) * | 2010-06-03 | 2010-10-20 | 长春奥普光电技术股份有限公司 | Automatic fault diagnosis device of encoder and diagnosis solving method thereof |
-
2011
- 2011-02-21 CN CN 201110041818 patent/CN102156772A/en active Pending
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101865705A (en) * | 2010-06-03 | 2010-10-20 | 长春奥普光电技术股份有限公司 | Automatic fault diagnosis device of encoder and diagnosis solving method thereof |
Non-Patent Citations (1)
| Title |
|---|
| 《中国优秀硕士学位论文全文数据库》 20100915 徐俊洁 一种基于模型的故障诊断系统研究与实现 1-3 , * |
Cited By (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102435938A (en) * | 2011-10-28 | 2012-05-02 | 中国电子科技集团公司第三十八研究所 | Function-based digital circuit failure detecting and positioning system and method |
| CN103018592A (en) * | 2012-11-28 | 2013-04-03 | 西南交通大学 | Fault diagnosis method of traction transformer based on model diagnosis |
| CN103018592B (en) * | 2012-11-28 | 2016-04-06 | 西南交通大学 | The traction transformer faults diagnostic method of internal model control based PID controller |
| CN104535917A (en) * | 2014-12-23 | 2015-04-22 | 宁波大学 | Quick detection method for digital circuit failure |
| CN104535917B (en) * | 2014-12-23 | 2017-02-22 | 宁波大学 | Quick detection method for digital circuit failure |
| CN104765282A (en) * | 2015-04-10 | 2015-07-08 | 三峡大学 | All-digital comprehensive simulation platform of power station |
| CN104765282B (en) * | 2015-04-10 | 2018-03-27 | 三峡大学 | A kind of digital Synthetic Simulation Platform in power station |
| CN109033930A (en) * | 2018-05-07 | 2018-12-18 | 北京化工大学 | Mechanical equipment fault diagnosis method based on fault mechanism and statistical model online learning |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN106844194B (en) | A kind of construction method of multi-level software fault diagnosis expert system | |
| Emerson | Model Checking and the Mu-calculus. | |
| Feldmann et al. | A comparison of inconsistency management approaches using a mechatronic manufacturing system design case study | |
| Menzies et al. | Verification and validation and artificial intelligence | |
| CN107704392A (en) | The processing method and server of a kind of test case | |
| CN102156772A (en) | Logic-compatibility-based digital circuit fault diagnosis method and system | |
| Levashenko et al. | Reliability estimation of healthcare systems using fuzzy decision trees | |
| CN110296124A (en) | Remote failure diagnosis system and method based on expert system | |
| Zheng et al. | On the state of the art in verification and validation in cyber physical systems | |
| Kamalrudin et al. | Managing consistency between textual requirements, abstract interactions and Essential Use Cases | |
| Maier | Identification of timed behavior models for diagnosis in production systems. | |
| Jannach et al. | Toward an Integrated Framework for Declarative and Interactive Spreadsheet Debugging. | |
| CN103412224B (en) | Electrical system modeling method and fault diagnosis system based on qualitative model | |
| Shchekotykhin et al. | Efficient Sequential Model-Based Fault-Localization with Partial Diagnoses. | |
| Van Den Berg et al. | Designing cyber-physical systems with aDSL: A domain-specific language and tool support | |
| Beydoun et al. | Theoretical basis for hierarchical incremental knowledge acquisition | |
| US7739213B1 (en) | Method for developing complex probabilistic models | |
| Ashley et al. | Qualitative diagnosis of condition systems | |
| Saeed et al. | ADISTES ontology for active diagnosis of sensors and actuators in distributed embedded systems | |
| Li et al. | Automatically generating functional scenarios from SOFL CDFD for specification inspection | |
| Shinitzky et al. | Batch repair actions for automated troubleshooting | |
| Reynoso et al. | Measuring OCL expressions: An approach based on cognitive techniques | |
| Sai et al. | New rules generation from measurement data using an expert system in a power station | |
| CN105814546A (en) | Method and system for assisting in the verification and validation of an algorithm chain | |
| CN107516169A (en) | A kind of closed-loop control system diagnosticability evaluation method |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| RJ01 | Rejection of invention patent application after publication |
Application publication date: 20110817 |
|
| RJ01 | Rejection of invention patent application after publication |