CN102024701B - P-channel metal oxide semiconductor transistor source-drain injection method - Google Patents

P-channel metal oxide semiconductor transistor source-drain injection method Download PDF

Info

Publication number
CN102024701B
CN102024701B CN2009101954088A CN200910195408A CN102024701B CN 102024701 B CN102024701 B CN 102024701B CN 2009101954088 A CN2009101954088 A CN 2009101954088A CN 200910195408 A CN200910195408 A CN 200910195408A CN 102024701 B CN102024701 B CN 102024701B
Authority
CN
China
Prior art keywords
pmos
ion
side wall
source
injects
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN2009101954088A
Other languages
Chinese (zh)
Other versions
CN102024701A (en
Inventor
周地宝
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Semiconductor Manufacturing International Shanghai Corp
Original Assignee
Semiconductor Manufacturing International Shanghai Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Semiconductor Manufacturing International Shanghai Corp filed Critical Semiconductor Manufacturing International Shanghai Corp
Priority to CN2009101954088A priority Critical patent/CN102024701B/en
Publication of CN102024701A publication Critical patent/CN102024701A/en
Application granted granted Critical
Publication of CN102024701B publication Critical patent/CN102024701B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Abstract

The invention discloses a p-channel metal oxide semiconductor transistor (PMOS) source-drain injection method, which comprises: performing low-concentration B ion injection in PMOS source and drain regions on a semiconductor substrate on two sides of the side wall of a PMOS grid structure; performing F ion injection in the PMOS source and drain regions on the semiconductor substrate on two sides of the side wall of the PMOS grid structure; performing high-concentration BF2 ion injection in the PMOS source and drain regions on the semiconductor substrate on two sides of the side wall of the PMOS grid structure; and performing high-concentration B ion injection in the PMOS source and drain regions on the semiconductor substrate on two sides of the side wall of the PMOS grid structure. The method weakens the short channel effect of the PMOS.

Description

The P-channel metal-oxide-semiconductor source transistor leaks method for implanting
Technical field
The present invention relates to the semiconductor fabrication techniques field, be specifically related to P-channel metal-oxide-semiconductor transistor (PMOS) source and leak method for implanting.
Background technology
In existing complementary metal oxide semiconductors (CMOS) (CMOS) integrated circuit technique, leave at the completion shallow trench isolation, ion injects and forms N trap and P trap, and accomplishes after the making of gate oxide and polysilicon gate construction, need carry out the manufacturing of source-drain area.
The manufacture process of existing PMOS source-drain area mainly may further comprise the steps:
Step 101: utilize the silicon nitride of dry etch process etching silicon chip surface, form the side wall of the grid structure of PMOS.
In etching process; The silicon dioxide and the silicon nitride that need to keep all around gate structure, so that form side wall, side wall can be used for preventing that the follow-up source of carrying out from leaking that ion too leaks break-through near raceway groove so that generation source when injecting; Thereby diffusion takes place the impurity that promptly injects reduces threshold voltage, increases leakage current.
Step 102: on the Semiconductor substrate of the side wall both sides of PMOS grid structure, carry out the photoetching of PMOS source-drain area.
Utilize photoetching to confirm to carry out the PMOS source and drain areas that ion injects earlier; Then, carry out p according to the zone of confirming +The source is leaked and is injected, and the side wall that forms in the step 101 can be used in the ion that stops injection and too spreads to raceway groove one side.
Step 103: low concentration boron (B) ion that on the Semiconductor substrate of the side wall both sides of PMOS grid structure, carries out the PMOS source-drain area injects.
Step 104: the high concentration BF that on the Semiconductor substrate of the side wall both sides of PMOS grid structure, carries out the PMOS source-drain area 2Ion injects.
Step 105: the high concentration B ion that on the Semiconductor substrate of the side wall both sides of PMOS grid structure, carries out the PMOS source-drain area injects.
The concentration sum of the ion that step 104,105 is injected is about 100 times of the ion concentration injected of step 103.
Step 106: silicon chip is placed in the short annealing device anneals.
Can be found out by above-mentioned flow process, carry out source-drain area when injecting, second ion concentration injected with the third level is far longer than the ion concentration that the first order is injected.The ion of this high concentration injects and causes the PN junction between source-drain area and the well region to advance to well region one thruster, and especially when drain electrode added work voltage, depletion region can advance to well region one thruster, causes short-channel effect to become serious, makes that the electric leakage rheology is big.
In addition, for transistor, improving constantly performance is the requirement of integrated circuit development.In order to obtain high-performance, ultra-thin gate oxide is used.But ultra-thin gate oxide can worsen unstable (NBTI, the Negative Bias Temperature Instability) effect of negative pressure temperature, and concrete reason is following:
The NBTI effect is because the positive charge trap attract electrons in the gate oxide causes.PMOS has a large amount of electronics and passes gate oxide through tunnel effect when work, and these electronics are caught and stayed in the gate oxide by the positive charge trap, causes the PMOS threshold voltage to raise, and operating current reduces.These positive charge traps in the gate oxide possibly be movable positive charge for example: foreign metal ion, fixed positive charge (some inner defectives cause by gate oxide) or interfacial state are like dangling bonds.Gate oxide is thin more, and big more through the tunnelling current of gate oxide during transistor work, the electronics that just passes through is many more, and the electronics in the gate oxide that is captured like this is also just many more, and the NBTI effect is serious more.
Dangling bonds in the gate oxide are often occupied by the H ion; Because Si ion and H ion in the gate oxide all are cation; The covalent chemical bond that forms between them a little less than, through out-of-date, this chemical bond key is interrupted and is captured electronics probably as electronics; Worsen NBTI, cause the NBTI lifetime.The NBTI life-span is a key index weighing the PMOS reliability, and the quality of NBTI life-span and gate oxide is closely related, and the NBTI life-span is high more, shows that the quality of gate oxide is high more.At present, one of standard of IC industry circle is that life-span of the NBTI of PMOS must not be less than 5 years.
Summary of the invention
The present invention provides the PMOS source to leak method for implanting, to weaken the short-channel effect of PMOS.
Technical scheme of the present invention is achieved in that
Method for implanting is leaked in a kind of P-channel metal-oxide-semiconductor transistor PMOS source, and this method comprises:
The low concentration boron ion that on the Semiconductor substrate of the side wall both sides of PMOS grid structure, carries out the PMOS source-drain area injects;
The fluorine F ion that on the Semiconductor substrate of the side wall both sides of PMOS grid structure, carries out the PMOS source-drain area injects;
On the Semiconductor substrate of the side wall both sides of PMOS grid structure, carry out the high concentration boron fluoride BF of PMOS source-drain area 2Ion injects;
The high concentration boron ion that on the Semiconductor substrate of the side wall both sides of PMOS grid structure, carries out the PMOS source-drain area injects.
After injecting, the high concentration boron ion that carries out the PMOS source-drain area on the Semiconductor substrate of said side wall both sides at the PMOS grid structure further comprises:
Silicon chip is placed in the short annealing device anneals.
The energy range that said F ion injects is: 5~10 kiloelectron-volts of Kev.
The dosage range that said F ion injects is: 5E14~3E15 number of ions/centimetre 2
The angle that said F ion injects is 0~30 degree.
Compared with prior art, the present invention carries out the injection of low concentration B ion and the high concentration BF of PMOS source-drain area on the Semiconductor substrate of the side wall both sides of PMOS grid structure 2Between ion injects, carry out the F ion and inject, the F ion is infused in and makes PMOS source and drain areas surface form amorphous layer to a certain extent, has suppressed follow-up high concentration BF 2Channeling effect when injecting with the B ion has been controlled the degree of depth that the source-drain area ion injects, and has weakened high concentration BF2 and B ion to the diffusion of well region one side, so weakened the short-channel effect of PMOS.
In addition, the F ion diffuses to gate oxide after short annealing, has substituted the H-Si key in the gate oxide; Form comparatively stable F-Si key; Thereby reduced the probability of gate oxide seizure electronics, suppressed the NBTI effect of PMOS, thereby improved the NBTI life-span of PMOS.
Description of drawings
Fig. 1 is an existing P MOS source-drain area manufacturing approach flow chart;
Fig. 2 leaks the method for implanting flow chart for the PMOS source that the embodiment of the invention provides.
Embodiment
Below in conjunction with accompanying drawing and specific embodiment the present invention is remake further detailed explanation.
Fig. 2 leaks the method for implanting flow chart for the PMOS source that the embodiment of the invention provides, and as shown in Figure 2, its concrete steps are following:
Step 201: utilize the silicon nitride of dry etch process etching silicon chip surface, form the side wall of the grid structure of PMOS.
Step 202: on the Semiconductor substrate of the side wall both sides of PMOS grid structure, carry out the photoetching of PMOS source-drain area.
Step 203: the first order low concentration ion that on the Semiconductor substrate of the side wall both sides of PMOS grid structure, carries out the PMOS source-drain area injects.
The ion that injects in this step is the B ion.
Step 204: the F ion that on the Semiconductor substrate of the side wall both sides of PMOS grid structure, carries out the PMOS source-drain area injects.
Implant angle scope 0~30 degree of F ion is generally chosen 0 degree; The injection energy range of F ion can be: 5~10 kiloelectron-volts (Kev); The implantation dosage scope of F ion can be: 5E14~3E15 number of ions/centimetre 2(cm -2).
Step 205: the second level high concentration BF that on the Semiconductor substrate of the side wall both sides of PMOS grid structure, carries out the PMOS source-drain area 2Ion injects.
Step 206: the third level high concentration B ion that on the Semiconductor substrate of the side wall both sides of PMOS grid structure, carries out the PMOS source-drain area injects.
Step 207: silicon chip is placed in the short annealing device anneals.
In the embodiment of the invention,, injects second and third grade high concentration ion the F ion before injecting, because the decrystallized characteristic of F ion; Like this; The F ion can form amorphous layer at PMOS source-drain area silicon face, and the channeling effect when having avoided second and third grade ion to inject makes the high concentration ion of second and third grade injection concentrate on more shallow zone; Thereby reduced the degree of depth that PN junction advances to well region one thruster, thereby weakened short-channel effect.
It is to weigh one of strong and weak important parameter of short-channel effect that drain-induced barrier reduces (DIBL, Drain Induction Barrier Lower) value.DIBL=Vthi-Vtsat, wherein Vthi adds small voltage in drain electrode, the threshold voltage when making transistor be in linear zone work, Vtsat adds work voltage promptly in drain electrode: high voltage, the threshold voltage when making transistor be in saturation condition work.The DIBL value is big more, and short-channel effect is strong more; The DIBL value is more little, short-channel effect more a little less than, promptly control well more to the short effect of linking up.
In addition, in the embodiment of the invention, inject the F ion at source-drain area, like this; The F ion diffuses to gate oxide after short annealing, because the Si ion is a cation, and F is an anion; Therefore the F-Si key is more stable, when PMOS works, when grid adds work voltage, electronics through gate oxide; Electronics is reduced by the probability that the F-Si key captures, and therefore, the NBTI life-span is improved.
When table 1 has provided employing the inventive method and existing method, the comparison of DIBL:
The silicon chip title Sample 1 Sample 2 Sample 3
F ion implantation energy (Kev), dosage (cm are leaked in the source -2) Do not have and inject 5K、3E15 10K、1E15
DIBL(mv) 181 150 160
The comparison table of DIBL when table 1 adopts the inventive method and existing method
Can find out from table 1: adopt the inventive method, can reduce DIBL, promptly can weaken short-channel effect.
When table 2 has provided employing the inventive method and existing method, the comparison in NBTI life-span:
The silicon chip title Sample 1 Sample 2 Sample 3
F ion implantation energy (Kev), dosage (cm are leaked in the source -2) Do not have and inject 5K、3E15 10K、1E15
The NBTI life-span (year) 0.92 6.9 6.5
The comparison table in NBTI life-span when table 2 adopts the inventive method and existing method
Can find out from table 2: adopt the inventive method, can with the NBTI life-span from bringing up to greater than 5 years less than 1 year, reached the NBTI life standard of IC industry circle.
The above is merely process of the present invention and method embodiment, in order to restriction the present invention, all any modifications of within spirit of the present invention and principle, being made, is not equal to replacement, improvement etc., all should be included within protection scope of the present invention.

Claims (5)

1. method for implanting is leaked in a P-channel metal-oxide-semiconductor transistor PMOS source, and this method comprises:
The low concentration boron ion that on the Semiconductor substrate of the side wall both sides of PMOS grid structure, carries out the PMOS source-drain area injects;
The fluorine F ion that on the Semiconductor substrate of the side wall both sides of PMOS grid structure, carries out the PMOS source-drain area injects;
On the Semiconductor substrate of the side wall both sides of PMOS grid structure, carry out the high concentration boron fluoride BF of PMOS source-drain area 2Ion injects;
The high concentration boron ion that on the Semiconductor substrate of the side wall both sides of PMOS grid structure, carries out the PMOS source-drain area injects.
2. the method for claim 1 is characterized in that, further comprises after the high concentration boron ion that carries out the PMOS source-drain area on the Semiconductor substrate of said side wall both sides at the PMOS grid structure injects:
Silicon chip is placed in the short annealing device anneals.
3. according to claim 1 or claim 2 method is characterized in that, the energy range that said F ion injects is: 5~10 kiloelectron-volts of Kev.
4. according to claim 1 or claim 2 method is characterized in that, the dosage range that said F ion injects is: 5E14~3E15 number of ions/centimetre 2
5. according to claim 1 or claim 2 method is characterized in that, the angle that said F ion injects is 0~30 degree.
CN2009101954088A 2009-09-09 2009-09-09 P-channel metal oxide semiconductor transistor source-drain injection method Active CN102024701B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN2009101954088A CN102024701B (en) 2009-09-09 2009-09-09 P-channel metal oxide semiconductor transistor source-drain injection method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN2009101954088A CN102024701B (en) 2009-09-09 2009-09-09 P-channel metal oxide semiconductor transistor source-drain injection method

Publications (2)

Publication Number Publication Date
CN102024701A CN102024701A (en) 2011-04-20
CN102024701B true CN102024701B (en) 2012-02-08

Family

ID=43865850

Family Applications (1)

Application Number Title Priority Date Filing Date
CN2009101954088A Active CN102024701B (en) 2009-09-09 2009-09-09 P-channel metal oxide semiconductor transistor source-drain injection method

Country Status (1)

Country Link
CN (1) CN102024701B (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109103111B (en) * 2018-09-27 2022-05-31 武汉新芯集成电路制造有限公司 Forming method of PMOS structure
CN110176402A (en) * 2019-06-21 2019-08-27 上海华力集成电路制造有限公司 A kind of shallow Doped ions method for implanting of FDSOI PMOS

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1157485A (en) * 1996-02-15 1997-08-20 台湾茂矽电子股份有限公司 Method for making complementary MOS field-effect transistor
US6403395B2 (en) * 1997-12-25 2002-06-11 Seiko Epson Corporation Electro-optical device, method for making the same, and electronic apparatus
CN1397987A (en) * 2001-07-17 2003-02-19 旺宏电子股份有限公司 Process for preparing MOS device with ultra-shallow junction extending area
US7018880B2 (en) * 2003-12-22 2006-03-28 Texas Instruments Incorporated Method for manufacturing a MOS transistor having reduced 1/f noise
CN1913112A (en) * 2005-08-09 2007-02-14 台湾积体电路制造股份有限公司 Method for manufacturing semiconductor element

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1157485A (en) * 1996-02-15 1997-08-20 台湾茂矽电子股份有限公司 Method for making complementary MOS field-effect transistor
US6403395B2 (en) * 1997-12-25 2002-06-11 Seiko Epson Corporation Electro-optical device, method for making the same, and electronic apparatus
CN1397987A (en) * 2001-07-17 2003-02-19 旺宏电子股份有限公司 Process for preparing MOS device with ultra-shallow junction extending area
US7018880B2 (en) * 2003-12-22 2006-03-28 Texas Instruments Incorporated Method for manufacturing a MOS transistor having reduced 1/f noise
CN1913112A (en) * 2005-08-09 2007-02-14 台湾积体电路制造股份有限公司 Method for manufacturing semiconductor element

Also Published As

Publication number Publication date
CN102024701A (en) 2011-04-20

Similar Documents

Publication Publication Date Title
US6444523B1 (en) Method for fabricating a memory device with a floating gate
CN104078360A (en) Method for producing MOS transistor
CN106206719A (en) Mos transistor and forming method thereof
CN101783299B (en) MOS (Metal Oxide Semiconductor) formation method and threshold voltage adjustment method thereof
CN103378134B (en) Grid structure and formation method, semiconductor structure and formation method
CN102074476B (en) Forming method of N-channel metal oxide semiconductor (NMOS) transistor
EP0368444A1 (en) Semiconductor device, e.g. field-effect transistor, and method of producing the same
CN101740514B (en) MOS (Metal Oxide Semiconductor) transistor and fabricating method thereof
CN102024701B (en) P-channel metal oxide semiconductor transistor source-drain injection method
CN103000501B (en) NMOS (N-channel metal oxide semiconductor) transistor forming method
CN101330048A (en) Light dope ion injection method
CN102867755A (en) Method for forming NMOS (N-channel metal oxide semiconductor) device with low GIDL (gate induced drain leakage) current
CN102420189A (en) Method for improving reliability of under-gate technology high-K gate dielectric medium CMOS (complementary metal oxide semiconductor)
CN112309853A (en) Preparation method of shielded gate trench structure
CN111463284A (en) N-type FET and method of manufacturing the same
KR100607317B1 (en) Method of forming junction part of semiconductor device
US5180682A (en) Semiconductor device and method of producing semiconductor device
CN113327845B (en) Transistor and manufacturing method thereof
CN101894748B (en) Ion implant method
KR100799020B1 (en) Method of manufacturing a semiconductor memory device
CN102683185B (en) Method for reducing polysilicon gate depletion in carbon co-implantation technological process
CN103227114B (en) A kind of method forming ultra-shallow junctions
US6878589B1 (en) Method and system for improving short channel effect on a floating gate device
Lim et al. A study on gate-induced junction breakdown
CN102082094B (en) Method for forming transistor

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant