CN101710837B - 2M signal eye diagram testing method - Google Patents
2M signal eye diagram testing method Download PDFInfo
- Publication number
- CN101710837B CN101710837B CN2009100846832A CN200910084683A CN101710837B CN 101710837 B CN101710837 B CN 101710837B CN 2009100846832 A CN2009100846832 A CN 2009100846832A CN 200910084683 A CN200910084683 A CN 200910084683A CN 101710837 B CN101710837 B CN 101710837B
- Authority
- CN
- China
- Prior art keywords
- signal
- data
- eye diagram
- standard
- peak value
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Abstract
The invention relates to a 2M signal eye diagram testing method comprising the following steps: carrying out AD sampling to a 2M signal and carrying out analysis and combination through a plurality of collected cycle data to obtain the complete cycle data of the 2M signal and the eye diagram drawing data accordingly; filling the obtained eye diagram drawing data in a template supplied according to the ITU-T standard; displaying the waveform of the 2M signal with a diagram; and comparing the waveform of the 2M signal with the waveform supplied according to the ITU-T G.703 to directly judge whether the eye diagram signal meets the standard. In the invention, the whole data processing process is fully digital and can be realized conveniently and easily with a universal logic circuit which has small scale.
Description
Technical field
The present invention relates to the measurement of communication transmission signal, relate in particular to a kind of 2M signal eye diagram testing method.
Background technology
In the modern communications transmission system, signal because a variety of causes can cause damage, is to cause signal attenuation because long transmission distance or joint are aging under a lot of situation, thereby error code takes place in transmission course.Conventional test methods is to measure the signal level of interface; But whether also this method can't draw signal conformance with standard intuitively, and another kind of method is the eye pattern with the oscilloscope observation signal, at first is to carry an oscilloscope; Also will be with the impedance of a standard; Also want sense data after testing out eye pattern, compare with normal data again, but that this method operates is more loaded down with trivial details.
Summary of the invention
It is little to the invention provides a kind of circuit scale that utilizes clock sampling to go out 2M signal period partial data, the 2M signal eye diagram testing method of realizing easily.
For realizing above-mentioned purpose, the technical scheme that the present invention adopts is following:
A kind of concrete steps of 2M signal eye diagram testing method are following:
The first step, the clock that provides through a crystal oscillator carry out the A/D sampling to the 2M input signal;
Second goes on foot, the sampled data that obtains through the first step is analyzed, and identifies the peak value and the zero crossing of signal.Utilize comparison method maximizing and minimum value, can identify positive peak and negative peak; Through find on the occasion of with the switching point of negative value, can obtain cycle signal zero-cross point.
The 3rd step, the peak value of a plurality of periodic signals of having identified and zero crossing are carried out normalization handle; Promptly the peak value and the zero crossing of the signal that identifies are handled; Limit it in a 2M signal pulse width scope, to confirm the position relation of each data;
The 4th step, the sampled data of carrying out in the 3rd step obtaining after normalization is handled is carried out filtering, obtain filtering data.Can adopt multiple spot mean filter mode that the data of sampling are carried out filtering.
The 5th goes on foot, is obtained by the filtering data that obtains in above-mentioned the 4th step draw data of eye pattern; The peak value, zero crossing, the frequency that comprise signal; Masterplate according to the ITU-TG.703 standard provides is filled out the draw data that obtains in the template; Show the 2M signal waveform with graphics mode, compare with the reference waveform that provides according to the ITU-TG.703 standard again, directly judge whether conformance with standard of eye pattern signal.
Beneficial effect of the present invention:
Utilize the present invention to carry out the collection of 2M shape information, whole data handling procedure total digitalization can easily realize that with general logical circuit circuit scale is very little, is convenient to realize.
Description of drawings
Fig. 1 is a hardware principle sketch map of the present invention;
Fig. 2 is a theory diagram of the present invention.
Embodiment
Referring to accompanying drawing 1 and accompanying drawing 2, the present invention can partly realize through A/D convertor circuit, fpga chip, crystal oscillator, CPU, and described A/D convertor circuit mainly comprises the AD conversion chip, is responsible for the real time data sampling to the 2M signal; Described crystal oscillator is that AD conversion chip and metadata cache provide clock to drive; Described fpga chip mainly is responsible for metadata cache, frequency and amplitude identification and digital filtering; Described CPU partly is responsible for the work of each chip of control and signal waveforms information is changed into displayable figure tracing designs.
The clock signal of being exported by the crystal oscillator of a 20.48MHz is divided into two-way: the one tunnel sends into A/D convertor circuit, is signals sampling, and sampling clock is provided; One the tunnel sends into fpga chip, for it carries out metadata cache etc. work clock is provided, and adopts same clock source that sampled data and data cached is carried out synchronously, with the accuracy that guarantees to measure.Signal through A/D convertor circuit sampling is sent among the FPGA, it is carried out frequency is discerned with amplitude, digital filtering, exports the oscillogram information of signal then, by CPU the oscillogram information of signal is changed into displayable figure, traces designs.
Claims (1)
1. 2M signal eye diagram testing method is characterized in that may further comprise the steps:
The first step, the clock that provides through a crystal oscillator carry out the A/D sampling to the 2M input signal;
Second goes on foot, the sampled data that obtains through the first step is analyzed, and identifies the peak value and the zero crossing of signal;
The 3rd step, the peak value of a plurality of periodic signals of having identified and zero crossing are carried out normalization handle; Promptly the peak value and the zero crossing of a plurality of periodic signals of having identified are handled; Limit it in a 2M signal pulse width scope, to confirm the position relation of each data;
The 4th step, the sampled data of carrying out in the 3rd step obtaining after normalization is handled is carried out filtering, obtain filtering data;
The 5th goes on foot, is obtained by the filtering data that obtains in above-mentioned the 4th step draw data of eye pattern; The peak value, zero crossing, the frequency that comprise signal; According to ITU-T G.703 the masterplate that provides of standard the draw data that obtains is filled out in the template; Show the 2M signal waveform with graphics mode, again with according to ITU-T G.703 the reference waveform that provides of standard compare, directly judge whether conformance with standard of eye pattern signal.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN2009100846832A CN101710837B (en) | 2009-05-22 | 2009-05-22 | 2M signal eye diagram testing method |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN2009100846832A CN101710837B (en) | 2009-05-22 | 2009-05-22 | 2M signal eye diagram testing method |
Publications (2)
Publication Number | Publication Date |
---|---|
CN101710837A CN101710837A (en) | 2010-05-19 |
CN101710837B true CN101710837B (en) | 2012-07-25 |
Family
ID=42403599
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN2009100846832A Active CN101710837B (en) | 2009-05-22 | 2009-05-22 | 2M signal eye diagram testing method |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN101710837B (en) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN103926471B (en) * | 2014-04-25 | 2017-01-25 | 浙江大学 | Eye-open monitor device for high-speed serializer/deserializer and testing method |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1996975A (en) * | 2006-12-28 | 2007-07-11 | 华为技术有限公司 | A signal measurement device, system and method |
CN101072074A (en) * | 2006-05-08 | 2007-11-14 | 阿尔卡特朗讯 | Method of operating and optimising a WDM transmission system and computer program product |
WO2008100494A2 (en) * | 2007-02-12 | 2008-08-21 | Rambus Inc. | Differential receiver with common-gate input stage |
JP2008267994A (en) * | 2007-04-20 | 2008-11-06 | Tektronix Japan Ltd | Digital signal analyzing device and method |
-
2009
- 2009-05-22 CN CN2009100846832A patent/CN101710837B/en active Active
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101072074A (en) * | 2006-05-08 | 2007-11-14 | 阿尔卡特朗讯 | Method of operating and optimising a WDM transmission system and computer program product |
CN1996975A (en) * | 2006-12-28 | 2007-07-11 | 华为技术有限公司 | A signal measurement device, system and method |
WO2008100494A2 (en) * | 2007-02-12 | 2008-08-21 | Rambus Inc. | Differential receiver with common-gate input stage |
JP2008267994A (en) * | 2007-04-20 | 2008-11-06 | Tektronix Japan Ltd | Digital signal analyzing device and method |
Also Published As
Publication number | Publication date |
---|---|
CN101710837A (en) | 2010-05-19 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN102158277A (en) | Automatic optical module send-receive integrated test system | |
CN106645942B (en) | Low-cost high-precision embedded signal acquisition and analysis system and method | |
CN108107394B (en) | Method and system for detecting flatness and consistency of bandwidth of multi-channel digital oscilloscope | |
CN208384130U (en) | A kind of digital multichannel spectrometer based on FPGA/STM32 | |
CN102368384A (en) | Voice module test method and voice module test device | |
CN104819685A (en) | Landslide monitoring device based on TDR technology and landslide monitoring method thereof | |
CN100584278C (en) | Device for testing the compatibility of front end amplification channel of ultrasonic diagnostic device | |
CN101710837B (en) | 2M signal eye diagram testing method | |
CN205353013U (en) | Ultrasonic wave nondestructive detection system | |
CN208432932U (en) | A kind of arbitrary waveform generator based on FPGA closed-loop control | |
CN204272138U (en) | A kind of eye pattern testing apparatus of high speed signal | |
CN207198217U (en) | A kind of multifunctional virtual oscillograph based on expansible platform | |
CN102944301B (en) | Digital peak detection method and system for ultrasonic signals based on variable-pitch sectioning method | |
CN203164407U (en) | Ultrahigh-frequency partial discharge state detection instrument calibrating device | |
CN105611018B (en) | A kind of MIPI LP signal test systems and method | |
CN103809001A (en) | Digital phosphor oscilloscope pretrigger device | |
CN204886928U (en) | Small time interval data acquisition device based on PCIE bus | |
CN105572655B (en) | A kind of faint underwater sound signal simulation and test device | |
CN201804035U (en) | Dynamic monitoring storage oscilloscope | |
CN204302410U (en) | The automatic measuring and analysing meter of a kind of intelligent wave shape parameter | |
CN104502835A (en) | Serial link in-chip signal quality oscilloscope circuit and method | |
CN204731200U (en) | Digital supersonic flaw detector | |
CN209802896U (en) | Rebound tester for recognizing and recording detection data based on OCR technology | |
CN103199879A (en) | Digital receiver signal detection method | |
CN204287500U (en) | A kind of with remote monitoring 32 are without cable seismograph |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant |