CN101483442A - 根据Nand Flash多余空间来配置纠错能力的BCH解码器 - Google Patents
根据Nand Flash多余空间来配置纠错能力的BCH解码器 Download PDFInfo
- Publication number
- CN101483442A CN101483442A CNA200910046088XA CN200910046088A CN101483442A CN 101483442 A CN101483442 A CN 101483442A CN A200910046088X A CNA200910046088X A CN A200910046088XA CN 200910046088 A CN200910046088 A CN 200910046088A CN 101483442 A CN101483442 A CN 101483442A
- Authority
- CN
- China
- Prior art keywords
- error correction
- syndrome
- msub
- mrow
- module
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 208000011580 syndromic disease Diseases 0.000 claims abstract description 73
- 208000008909 Oculodentodigital dysplasia Diseases 0.000 claims abstract description 21
- 238000000034 method Methods 0.000 claims abstract description 17
- 238000004364 calculation method Methods 0.000 claims description 46
- 238000010845 search algorithm Methods 0.000 claims description 3
- 238000009825 accumulation Methods 0.000 claims description 2
- 230000003213 activating effect Effects 0.000 claims description 2
- 230000004913 activation Effects 0.000 claims description 2
- 238000010586 diagram Methods 0.000 description 4
- 239000013598 vector Substances 0.000 description 4
- 238000004891 communication Methods 0.000 description 2
- OUXCBPLFCPMLQZ-WOPPDYDQSA-N 4-amino-1-[(2r,3s,4s,5r)-4-hydroxy-5-(hydroxymethyl)-3-methyloxolan-2-yl]-5-iodopyrimidin-2-one Chemical compound C[C@H]1[C@H](O)[C@@H](CO)O[C@H]1N1C(=O)N=C(N)C(I)=C1 OUXCBPLFCPMLQZ-WOPPDYDQSA-N 0.000 description 1
- 125000004122 cyclic group Chemical group 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 230000002427 irreversible effect Effects 0.000 description 1
Images
Landscapes
- Error Detection And Correction (AREA)
- Detection And Correction Of Errors (AREA)
Abstract
Description
Claims (12)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN200910046088XA CN101483442B (zh) | 2009-02-11 | 2009-02-11 | 根据Nand Flash多余空间来配置纠错能力的BCH解码器 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN200910046088XA CN101483442B (zh) | 2009-02-11 | 2009-02-11 | 根据Nand Flash多余空间来配置纠错能力的BCH解码器 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN101483442A true CN101483442A (zh) | 2009-07-15 |
CN101483442B CN101483442B (zh) | 2011-02-16 |
Family
ID=40880402
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN200910046088XA Active CN101483442B (zh) | 2009-02-11 | 2009-02-11 | 根据Nand Flash多余空间来配置纠错能力的BCH解码器 |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN101483442B (zh) |
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101848001A (zh) * | 2010-03-22 | 2010-09-29 | 苏州国芯科技有限公司 | Flash控制器中BCH编译码的数据长度扩展方法 |
CN102394114A (zh) * | 2011-11-14 | 2012-03-28 | 清华大学 | 具有自适应纠错能力的bch码纠错方法 |
CN103138770A (zh) * | 2010-01-12 | 2013-06-05 | 北京忆恒创源科技有限公司 | 有限域平方计算电路 |
CN103580793A (zh) * | 2012-08-02 | 2014-02-12 | 北京兆易创新科技股份有限公司 | 纠错处理方法和系统 |
CN104378121A (zh) * | 2013-08-13 | 2015-02-25 | 北京兆易创新科技股份有限公司 | 一种译码方法及译码装置 |
CN104639179A (zh) * | 2013-11-13 | 2015-05-20 | 上海华虹集成电路有限责任公司 | 通过二进制本原bch码的缩短码检测特殊错误模式的方法 |
CN105161137A (zh) * | 2015-08-27 | 2015-12-16 | 大唐微电子技术有限公司 | 一种MLC架构中Nand Flash控制器电路实现装置 |
CN107204782A (zh) * | 2017-04-10 | 2017-09-26 | 北京大学 | 一种bch译码器及生成该译码器的编译器的实现方法 |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0728227B2 (ja) * | 1985-06-07 | 1995-03-29 | ソニー株式会社 | Bch符号の復号装置 |
US5323402A (en) * | 1991-02-14 | 1994-06-21 | The Mitre Corporation | Programmable systolic BCH decoder |
US5995559A (en) * | 1995-08-31 | 1999-11-30 | Telefonaktiebolaget Lm Ericsson | Methods for improved communication using repeated words |
CN1102261C (zh) * | 1999-07-12 | 2003-02-26 | 南京师范大学 | 群变换方法构成的bch符号编码、解码、多重纠错器件 |
EP1102406A3 (en) * | 1999-11-17 | 2003-11-19 | STMicroelectronics, Inc. | Apparatus and method for decoding digital data |
-
2009
- 2009-02-11 CN CN200910046088XA patent/CN101483442B/zh active Active
Cited By (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN103138770A (zh) * | 2010-01-12 | 2013-06-05 | 北京忆恒创源科技有限公司 | 有限域平方计算电路 |
CN101848001A (zh) * | 2010-03-22 | 2010-09-29 | 苏州国芯科技有限公司 | Flash控制器中BCH编译码的数据长度扩展方法 |
CN101848001B (zh) * | 2010-03-22 | 2012-10-17 | 苏州国芯科技有限公司 | Flash控制器中BCH编译码的数据长度扩展方法 |
CN102394114A (zh) * | 2011-11-14 | 2012-03-28 | 清华大学 | 具有自适应纠错能力的bch码纠错方法 |
CN102394114B (zh) * | 2011-11-14 | 2014-01-01 | 清华大学 | 具有自适应纠错能力的bch码纠错方法 |
CN103580793A (zh) * | 2012-08-02 | 2014-02-12 | 北京兆易创新科技股份有限公司 | 纠错处理方法和系统 |
CN104378121A (zh) * | 2013-08-13 | 2015-02-25 | 北京兆易创新科技股份有限公司 | 一种译码方法及译码装置 |
CN104639179A (zh) * | 2013-11-13 | 2015-05-20 | 上海华虹集成电路有限责任公司 | 通过二进制本原bch码的缩短码检测特殊错误模式的方法 |
CN104639179B (zh) * | 2013-11-13 | 2018-08-14 | 上海华虹集成电路有限责任公司 | 通过二进制本原bch码的缩短码检测特殊错误模式的方法 |
CN105161137A (zh) * | 2015-08-27 | 2015-12-16 | 大唐微电子技术有限公司 | 一种MLC架构中Nand Flash控制器电路实现装置 |
CN105161137B (zh) * | 2015-08-27 | 2019-04-19 | 大唐微电子技术有限公司 | 一种MLC架构中Nand Flash控制器电路实现装置 |
CN107204782A (zh) * | 2017-04-10 | 2017-09-26 | 北京大学 | 一种bch译码器及生成该译码器的编译器的实现方法 |
CN107204782B (zh) * | 2017-04-10 | 2020-11-20 | 北京大学 | 一种bch译码器及生成该译码器的编译器的实现方法 |
Also Published As
Publication number | Publication date |
---|---|
CN101483442B (zh) | 2011-02-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN101483442B (zh) | 根据Nand Flash多余空间来配置纠错能力的BCH解码器 | |
US9535788B2 (en) | High-performance ECC decoder | |
US5715262A (en) | Errors and erasures correcting reed-solomon decoder | |
US6374383B1 (en) | Determining error locations using error correction codes | |
US5170399A (en) | Reed-Solomon Euclid algorithm decoder having a process configurable Euclid stack | |
US6119262A (en) | Method and apparatus for solving key equation polynomials in decoding error correction codes | |
WO2011142133A1 (ja) | 誤り訂正符号処理方法及びその装置 | |
WO2007074441A1 (en) | Error detection / correction circuit and corresponding method | |
US10439643B2 (en) | Reed-Solomon decoders and decoding methods | |
CN105553485A (zh) | 基于fpga的bch编解码装置及其编解码方法 | |
JP2004032737A (ja) | リード−ソロモン復号器 | |
EP1502356B1 (en) | A method of soft-decision decoding of reed-solomon codes | |
US20080155381A1 (en) | Low Area Architecture in BCH Decoder | |
US6263471B1 (en) | Method and apparatus for decoding an error correction code | |
US9337869B2 (en) | Encoding and syndrome computing co-design circuit for BCH code and method for deciding the same | |
US10367529B2 (en) | List decode circuits | |
US20100174970A1 (en) | Efficient implementation of a key-equation solver for bch codes | |
US6735737B2 (en) | Error correction structures and methods | |
KR19990026630A (ko) | 리드-솔로몬 복호기와 그 복호방법 | |
CN107688506B (zh) | 一种流水结构的bch译码系统 | |
US9459836B2 (en) | Simplified inversionless berlekamp-massey algorithm for binary BCH code and circuit implementing therefor | |
US9287898B2 (en) | Method and circuit for shortening latency of Chien'S search algorithm for BCH codewords | |
US5787100A (en) | Apparatus for determining error evaluator polynomial for use in a Reed-Solomon decoder | |
US9467173B2 (en) | Multi-code Chien's search circuit for BCH codes with various values of m in GF(2m) | |
Park et al. | High-speed low-complexity Reed-Solomon decoder using pipelined Berlekamp-Massey algorithm |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
ASS | Succession or assignment of patent right |
Owner name: VERISILICON HOLDINGS CO., LTD. BEIJING VERISILICON Free format text: FORMER OWNER: VERISILICON HOLDINGS CO., LTD. |
|
C41 | Transfer of patent application or patent right or utility model | ||
COR | Change of bibliographic data |
Free format text: CORRECT: ADDRESS; FROM: 201204 TO: 201203 |
|
TA01 | Transfer of patent application right |
Effective date of registration: 20100927 Address after: 201203, Pudong New Area Zhangjiang hi tech park, Zhang Heng Road, No. 1, building 3, floor 200,, 4 Applicant after: VeriSilicon Microelectronics (Shanghai) Co., Ltd. Co-applicant after: VeriSilicon Holdings Co., Ltd. Co-applicant after: VeriSilicon Microelectronics (Beijing) Co., Ltd. Address before: 201204, Pudong New Area Zhangjiang hi tech park, Zhang Heng Road, No. 1, building 3, floor 200,, 4 Applicant before: VeriSilicon Microelectronics (Shanghai) Co., Ltd. Co-applicant before: VeriSilicon Holdings Co., Ltd. |
|
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
C56 | Change in the name or address of the patentee | ||
CP02 | Change in the address of a patent holder |
Address after: 201203 Shanghai City Songtao road Pudong New Area Zhangjiang hi tech park, No. 560 Zhang Jiang Building 20A Patentee after: VeriSilicon Microelectronics (Shanghai) Co., Ltd. Patentee after: VeriSilicon Holdings Co., Ltd. Patentee after: VeriSilicon Microelectronics (Beijing) Co., Ltd. Address before: 201203, Pudong New Area Zhangjiang hi tech park, Zhang Heng Road, No. 1, building 3, floor 200,, 4 Patentee before: VeriSilicon Microelectronics (Shanghai) Co., Ltd. Patentee before: VeriSilicon Holdings Co., Ltd. Patentee before: VeriSilicon Microelectronics (Beijing) Co., Ltd. |
|
PE01 | Entry into force of the registration of the contract for pledge of patent right |
Denomination of invention: BCH decoder for configuring error correcting capability according to Nand Flash extra space Effective date of registration: 20170726 Granted publication date: 20110216 Pledgee: National integrated circuit industry investment fund, Limited by Share Ltd Pledgor: VeriSilicon Microelectronics (Shanghai) Co., Ltd.|VeriSilicon Holdings Co., Ltd.|VeriSilicon Microelectronics (Beijing) Co., Ltd. Registration number: 2017990000684 |
|
PE01 | Entry into force of the registration of the contract for pledge of patent right | ||
PC01 | Cancellation of the registration of the contract for pledge of patent right |
Date of cancellation: 20190306 Granted publication date: 20110216 Pledgee: National integrated circuit industry investment fund, Limited by Share Ltd Pledgor: VeriSilicon Microelectronics (Shanghai) Co., Ltd.|VeriSilicon Holdings Co., Ltd. |VeriSilicon Microelectronics (Beijing) Co., Ltd. Registration number: 2017990000684 |
|
PC01 | Cancellation of the registration of the contract for pledge of patent right | ||
CP03 | Change of name, title or address | ||
CP03 | Change of name, title or address |
Address after: 201203 Zhangjiang Building 20A, 289 Chunxiao Road, China (Shanghai) Free Trade Pilot Area, Pudong New Area, Shanghai Co-patentee after: Core holdings limited company Patentee after: Xinyuan Microelectronics (Shanghai) Co., Ltd. Co-patentee after: VeriSilicon Microelectronics (Beijing) Co., Ltd. Address before: 201203 Zhangjiang Building 20A, 560 Songtao Road, Zhangjiang High-tech Park, Pudong New Area, Shanghai Co-patentee before: VeriSilicon Holdings Co., Ltd. Patentee before: VeriSilicon Microelectronics (Shanghai) Co., Ltd. Co-patentee before: VeriSilicon Microelectronics (Beijing) Co., Ltd. |