CN101272406A - Universal asynchronous serial interface communication circuit - Google Patents
Universal asynchronous serial interface communication circuit Download PDFInfo
- Publication number
- CN101272406A CN101272406A CNA2007102003095A CN200710200309A CN101272406A CN 101272406 A CN101272406 A CN 101272406A CN A2007102003095 A CNA2007102003095 A CN A2007102003095A CN 200710200309 A CN200710200309 A CN 200710200309A CN 101272406 A CN101272406 A CN 101272406A
- Authority
- CN
- China
- Prior art keywords
- asynchronous serial
- serial interface
- universal asynchronous
- equipment
- data
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Landscapes
- Information Transfer Systems (AREA)
Abstract
The invention relates to a communication circuit of a common asynchronous serial interface, which comprises a plurality of communication devices provided with common asynchronous serial interfaces; each communication device also comprises a device differentiation device and a multiplexer; the device differentiation device is used for defining the owner-member relationship of a plurality of communication devices; master devices which are defined are connected with each follower device by the common asynchronous serial interface; the master devices send data carrying with identification information corresponding to the follower devices to each follower device; the corresponding follower devices receive the data and return corresponding data to the master devices; a central processor of each master device controls the multiplexer to receive the data corresponding to the follower devices according to the identification information. The communication circuit of the common asynchronous serial interface can conveniently realize the one-to-many over-over communication of a plurality of communication devices of the common asynchronous serial interface.
Description
Technical field
The present invention relates to a kind of telecommunication circuit, particularly a kind of telecommunication circuit that is used between the universal asynchronous serial interface equipment.
Background technology
Universal asynchronous serial (Universal Asynchronous Receiver/Transmitter, UART) interface is computer equipment the most a kind of communication interface of normal application, it is divided into the multiple interfaces standard again, as RS232, RS484 etc.
When communicating between the universal asynchronous serial interface equipment, require communicating pair all to adopt same interface standard, communicate thereby different equipment can be coupled together easily.But this communication mode once can only be realized two man-to-man serial communications of equipment, if equipment will be with a plurality of devices communicating the time, then need connect respectively and could realize, and the over-over communication of one-to-many between can't realization equipment.
Summary of the invention
In view of above content, be necessary to provide a kind of universal asynchronous serial interface communication circuit, with the over-over communication of one-to-many between the realization equipment.
A kind of universal asynchronous serial interface communication circuit, comprise some communication equipments with universal asynchronous serial interface, each communication equipment also comprises an equipment discriminating device and a multiplexer, described equipment discriminating device is used to define the master slave relation of described some communication equipments, main equipment after the definition links to each other with each slave unit respectively by universal asynchronous serial interface, described main equipment sends and has the identification information data of corresponding slave unit to each slave unit, corresponding slave unit receives data and also returns corresponding data and give described main equipment, and the central processing unit of described main equipment is controlled the data that multiplexer on it receives corresponding slave unit according to described identification information.
Compare prior art, defined master slave relation between the equipment by described equipment discriminating device between the described communication equipment, described multiplexer is according to corresponding communication between the described main equipment of described master slave relation may command and the slave unit, thereby realized the communication function of one-to-many between the described communication equipment, make things convenient for the user, improved operating efficiency.
Description of drawings
The present invention is further illustrated in conjunction with embodiment below with reference to accompanying drawing.
Fig. 1 is the schematic block circuit diagram of the better embodiment of universal asynchronous serial interface communication circuit of the present invention.
Fig. 2 is the partial circuit schematic diagram of Fig. 1.
Embodiment
Please refer to Fig. 1, the better embodiment of universal asynchronous serial interface communication circuit of the present invention comprises that some communication equipments 10,20,30 and 40 are (as computer, present embodiment is illustrated for example with four), described communication equipment 10 comprises an equipment discriminating device such as wire jumper (Jump) 12, a central processing unit (central processing unit, CPU) 14, one multiplexer (multiplexer, MUX) 16 and one universal asynchronous serial interface such as RS232 interface 18.Described communication equipment 20,30 and 40 is all identical with described communication equipment 10 structures, comprises wire jumper, central processing unit, multiplexer equally respectively, reaches RS232 interface (not label).
In described communication equipment 10, described wire jumper 12 links to each other with described central processing unit 14, two control pin P1, the P2 of described central processing unit 14 link to each other with the strobe pin of described multiplexer 16, the data receiver of described RS232 interface 18 links to each other with the input of described multiplexer 16, and the output RX of described multiplexer 16 links to each other with the data receiver of described central processing unit 14.Because described communication equipment 20,30 and 40 is all identical with described communication equipment 10 structures, just repeats no more here.
Described communication equipment 10,20,30 and 40 can be by changing wire jumper 12 separately and carrying out Data Matching by central processing unit 14 and handle the back master slave relation of determining between the equipment, in the present embodiment, described communication equipment 10 is set to main equipment by wire jumper 12, described communication equipment 20,30 and 40 is set to slave unit by wire jumper separately, because the wire jumper technology is very ripe, so do not provide the concrete structure relation here, its wire jumper compound mode can design as required voluntarily.Described main equipment 10 all links to each other with the RS232 interface of slave unit 20,30 and 40 by RS232 interface 18 and communicates.Described universal asynchronous serial interface also can use other interface standard except that using the S232 interface standard, as RS484 interface standard etc., described communication equipment 10,20,30 and 40 equipment discriminating device also can replace by the mode of software programming, with the master slave relation between the differentiation equipment.
Please continue with reference to figure 2, the transmission data pin TX of the RS232 interface 18 of described main equipment 10 is connected respectively to the reception data pin DSR of described slave unit 20,30 and 40, described slave unit 20,30 and 40 transmission data pin TX are connected respectively to reception data pin DSR, CTS and the SI of the RS232 interface 18 of main equipment 10, described main equipment 10, slave unit 20,30 and 40 grounding pin GND interconnect, other pin (not shown) then is in unused state, if the quantity of slave unit increases, the untapped pin of then corresponding increase gets final product.
After described communication equipment 10,20,30 and 40 started, the central processing unit 14 on it had been determined master slave relation between them according to being provided with of wire jumper 12.After master slave relation between the equipment is determined, the multiplexer 16 of described main equipment 10 is controlled its gating by control pin P1, the P2 of described central processing unit 14, then directly data pin DSR receives the data that main equipment 10 sends and the central processing unit of being passed to separately by the output RX on it carries out data processing by receiving for described slave unit 20,30 and 40 multiplexer, wherein, the corresponding relation of control pin P1, the P2 of the central processing unit 14 of described main equipment 10 and multiplexer 16 output RX dateouts is:
The P1 current potential | The P2 current potential | The RX dateout |
0 | 0 | DSR |
0 | 1 | CTS |
1 | 0 | SI |
Wherein, " 0 " represents electronegative potential, " 1 " represents high potential, " DSR ", " CTS ", " SI " represent to receive in the RS232 interface 18 data-signal that data pin DSR, CTS and SI are received respectively, on described control pin P1, P2 and the slave unit wire jumper be provided with corresponding, its corresponding relation can be not limited to the corresponding relation of present embodiment according to any conversion of designer's thinking.
If the user needs described main equipment 10 to communicate with described slave unit 20, the user makes its transmission data pin TX that passes through RS232 interface 18 simultaneously to slave unit 20 by the described main equipment 10 of program command, the reception data pin DSR of 30 and 40 RS232 interface sends data, described data begin part and comprise an identification information, the wire jumper setting of described identification information and slave unit 20 is complementary, slave unit 20,30 and 40 receive after the described data by central processing unit and wire jumper setting are made matching ratio separately, the slave unit 20 that be complementary this moment will receive and continue the processing said data signal, and slave unit 30 and 40 then is left intact to described data-signal.Described slave unit 20 will return the reception data pin DSR of an affirmation data-signal to the RS232 interface of described main equipment 10 by the transmission data pin TX of RS232 interface after receiving data, control pin P1 according to above-mentioned central processing unit 14, the corresponding relation of P2 and multiplexer 16 output RX dateouts as can be known, the control pin P1 of described central processing unit 14, P2 exports a corresponding gating signal according to described identification information and gives described multiplexer 16, described multiplexer 16 receives the data that the reception data pin DSR of the RS232 interface 18 of described main equipment 10 receives and sends described central processing unit 14 to from described multiplexer 16 output RX and carries out data processing by described gating signal, thereby has realized communicating by letter between described main equipment 10 and the described slave unit 20.
In like manner, when if the user needs described main equipment 10 to communicate by letter with described slave unit 30 or 40, as long as main equipment 10 is sent to slave unit 20, the identification information of beginning part is complementary with the wire jumper setting of the slave unit that needs to communicate by letter in 30 and 40 the data, and the control pin P1 of the central processing unit 14 of main equipment 10, P2 control multiplexer 16 output RX export the data-signal that corresponding slave unit returns and get final product, thereby realize main equipment 10 and other slave unit 20 as required, over-over communication between 30 and 40, just can reach and needn't connect respectively, thereby saved the time, improved operating efficiency.
Claims (5)
1. universal asynchronous serial interface communication circuit, comprise some communication equipments with universal asynchronous serial interface, it is characterized in that: each communication equipment also comprises an equipment discriminating device and a multiplexer, described equipment discriminating device is used to define the master slave relation of described some communication equipments, main equipment after the definition links to each other with each slave unit respectively by universal asynchronous serial interface, described main equipment sends and has the identification information data of corresponding slave unit to each slave unit, corresponding slave unit receives data and also returns corresponding data and give described main equipment, and the central processing unit of described main equipment is controlled the data that multiplexer on it receives corresponding slave unit according to described identification information.
2. universal asynchronous serial interface communication circuit as claimed in claim 1, it is characterized in that: in each communication equipment, described equipment discriminating device links to each other with central processing unit, the control pin of described central processing unit links to each other with the strobe pin of described multiplexer, the data receiver of described universal asynchronous serial interface links to each other with the input of described multiplexer, and the output of described multiplexer links to each other with the data receiver of described central processing unit.
3. universal asynchronous serial interface communication circuit as claimed in claim 1, it is characterized in that: the transmission data pin of described main equipment is connected to the reception data pin of each slave unit, and the transmission data pin of each slave unit is connected respectively to the reception data pin of described main equipment correspondence.
4. universal asynchronous serial interface communication circuit as claimed in claim 1 is characterized in that: the packing of described battery limits is changed to wire jumper.
5. universal asynchronous serial interface communication circuit as claimed in claim 1 is characterized in that: described universal asynchronous serial interface is the RS232 interface.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CNA2007102003095A CN101272406A (en) | 2007-03-21 | 2007-03-21 | Universal asynchronous serial interface communication circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CNA2007102003095A CN101272406A (en) | 2007-03-21 | 2007-03-21 | Universal asynchronous serial interface communication circuit |
Publications (1)
Publication Number | Publication Date |
---|---|
CN101272406A true CN101272406A (en) | 2008-09-24 |
Family
ID=40006090
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CNA2007102003095A Pending CN101272406A (en) | 2007-03-21 | 2007-03-21 | Universal asynchronous serial interface communication circuit |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN101272406A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101539439B (en) * | 2009-03-16 | 2011-06-15 | 西安启功电气有限公司 | Centralized digital display system for induction heating intermediate-frequency power cabinet panel |
CN106569976A (en) * | 2016-11-16 | 2017-04-19 | 深圳拓邦股份有限公司 | Serial port communication system and communication method |
-
2007
- 2007-03-21 CN CNA2007102003095A patent/CN101272406A/en active Pending
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101539439B (en) * | 2009-03-16 | 2011-06-15 | 西安启功电气有限公司 | Centralized digital display system for induction heating intermediate-frequency power cabinet panel |
CN106569976A (en) * | 2016-11-16 | 2017-04-19 | 深圳拓邦股份有限公司 | Serial port communication system and communication method |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN100468378C (en) | SPI apparatus telecommunication circuit | |
US7650449B2 (en) | Communication system for devices with UART interfaces | |
CN103136138B (en) | Chip, chip debugging method and communication method for chip and external devices | |
CN202084028U (en) | Modularized multi-serial port expanding device | |
CN102281254A (en) | Design system and method of server serial port | |
CN105051706A (en) | Device, method and system for operation of a low power PHY with a PCIe protocol stack | |
CN204178360U (en) | A kind of multiplexed signal sampling treatment circuit | |
CN101082892A (en) | Electronic device having usb interface capable of supporting multiple usb interface standards and methods of operating same | |
WO1994012926A1 (en) | Computer network extender | |
CN110290227A (en) | Dynamic allocation method, system and the storage medium of IC bus address | |
CN101082896A (en) | Control method and device between master-salve module | |
CN111538689A (en) | Multi-channel PCIE (peripheral component interface express) adapter card with two heterogeneous ends | |
CN107908584B (en) | Multi-path RS-485 communication network | |
CN101494543B (en) | Bluetooth wireless hub and apparatus based on Bluetooth wireless transmission | |
CN101030185B (en) | Device for updating USB switching cascade line | |
CN102445981B (en) | Data transmission system and data transmission method | |
CN103034604A (en) | Conversion equipment of universal serial bus (USB) and various serial ports and realization method thereof | |
CN114355815A (en) | Controller, control system and communication method of controller | |
CN101272406A (en) | Universal asynchronous serial interface communication circuit | |
CN108770063A (en) | A kind of method of integrated gateway and processing multinode communication collision | |
CN205139769U (en) | Interface expanding unit and mainboard | |
US7301961B1 (en) | Method and apparatus for configuring signal lines according to idle codes | |
US9928198B2 (en) | Adapter card with a computer module form factor | |
CN107070547A (en) | A kind of CPCI type gigabit Ethernet devices with failure monitoring ability | |
CN114116584A (en) | Interface board card, user equipment and CPU test system |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C02 | Deemed withdrawal of patent application after publication (patent law 2001) | ||
WD01 | Invention patent application deemed withdrawn after publication |
Open date: 20080924 |