CN100585890C - Light emitting chip package and method of manufacturing the same - Google Patents

Light emitting chip package and method of manufacturing the same Download PDF

Info

Publication number
CN100585890C
CN100585890C CN200610146448A CN200610146448A CN100585890C CN 100585890 C CN100585890 C CN 100585890C CN 200610146448 A CN200610146448 A CN 200610146448A CN 200610146448 A CN200610146448 A CN 200610146448A CN 100585890 C CN100585890 C CN 100585890C
Authority
CN
China
Prior art keywords
light
emitting chip
film circuit
thin film
circuit layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN200610146448A
Other languages
Chinese (zh)
Other versions
CN101179103A (en
Inventor
潘玉堂
周世文
刘孟学
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Chipmos Technologies Inc
Original Assignee
Chipmos Technologies Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Chipmos Technologies Inc filed Critical Chipmos Technologies Inc
Priority to CN200610146448A priority Critical patent/CN100585890C/en
Publication of CN101179103A publication Critical patent/CN101179103A/en
Application granted granted Critical
Publication of CN100585890C publication Critical patent/CN100585890C/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/93Batch processes
    • H01L24/95Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L24/97Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Electroluminescent Light Sources (AREA)

Abstract

The invention discloses a manufacturing method of a light-emitting chip package. A patterned metal plate and a substrate are bonded, and the patterned metal plate comprises at least a heat dissipation plate and a plurality of contacts, wherein the heat dissipation plate is located between the contacts. Bonding a thin film circuit layer and the patterned metal plate. Forming a plurality of wires to connect the thin film circuit layer and the contacts. At least one first sealant is formed on the substrate to cover the patterned metal plate, the conductive wires and a portion of the thin film circuit layer. At least one light-emitting chip is arranged on the thin film circuit layer exposed by the first sealing compound, the light-emitting chip is provided with a plurality of bumps, and the light-emitting chip is electrically connected with the thin film circuit layer through the bumps. A dicing process is performed to form at least one light emitting chip package, and the substrate is removed. Therefore, the light emitting chip package has better heat dissipation efficiency.

Description

发光芯片封装体及其制造方法 Light-emitting chip package and manufacturing method thereof

技术领域 technical field

本发明有关于一种光源模块,且特别有关于一种采用发光芯片封装体的光源模块。The present invention relates to a light source module, and in particular to a light source module using a light-emitting chip package.

背景技术 Background technique

近年来,利用含氮化镓的化合物半导体,如氮化镓(GaN)、氮化铝镓(AlGaN)、氮化铟镓(InGaN)等的发光二极管(light emitting diode,LED)元件备受瞩目。三族氮化物为一宽频带能隙的材料,其发光波长可以从紫外光一直涵盖至红光,因此可说是几乎涵盖整个可见光的波段。此外,相较于传统灯泡,发光二极管具有绝对的优势,例如体积小、寿命长、低电压/电流驱动、不易破裂、不含水银(没有污染问题)以及发光效率佳(省电)等特性,因此发光二极管在产业上的应用非常广泛。In recent years, light emitting diode (LED) devices using gallium nitride-containing compound semiconductors, such as gallium nitride (GaN), aluminum gallium nitride (AlGaN), indium gallium nitride (InGaN), etc., have attracted much attention. . Group III nitrides are materials with a wide band energy gap, and their emission wavelengths can cover from ultraviolet light to red light, so it can be said to almost cover the entire visible light band. In addition, compared with traditional light bulbs, light-emitting diodes have absolute advantages, such as small size, long life, low voltage/current drive, not easy to break, mercury-free (no pollution problem), and good luminous efficiency (power saving), etc., Therefore, light-emitting diodes are widely used in industry.

由于发光二极管的发光现象不属于热发光或放电发光,而是属于冷性发光,所以发光二极管装置在散热良好的情况下,寿命可长达十万小时以上,且无须暖灯时间(idling time)。此外,发光二极管装置具有反应速度快(约为10-9秒)、体积小、用电省、污染低(不含水银)、高可靠度、适合量产等优点,因此其应用的领域十分广泛。因此,发光二极管被视为21世纪最重要的光源。Since the light emitting phenomenon of light emitting diodes does not belong to thermoluminescence or discharge luminescence, but to cold luminescence, the life of light emitting diode devices can be as long as more than 100,000 hours under the condition of good heat dissipation, and there is no need for idling time . In addition, light-emitting diode devices have the advantages of fast response (about 10-9 seconds), small size, low power consumption, low pollution (mercury-free), high reliability, and suitable for mass production, so their application fields are very wide . Therefore, light-emitting diodes are regarded as the most important light source in the 21st century.

然而,由于发光二极管运作时会产生大量的热能,且发光二极管的亮度及寿命都会受到温度的影响,因此当发光二极管的功率增加时,散热的需求也就逐渐增加。现有技术是使用复杂的散热系统,然而复杂的散热系统也会造成体积过大以及成本增加等问题。However, since the LEDs generate a large amount of heat energy during operation, and the brightness and lifetime of the LEDs are affected by temperature, when the power of the LEDs increases, the heat dissipation requirements gradually increase. The prior art uses a complex heat dissipation system, but the complex heat dissipation system will also cause problems such as excessive volume and increased cost.

发明内容 Contents of the invention

有鉴于此,本发明的目的是提供一种发光芯片封装体的制造方法,以制造具有较长使用寿命的发光芯片封装体。In view of this, the object of the present invention is to provide a method for manufacturing a light-emitting chip package, so as to manufacture a light-emitting chip package with a longer service life.

此外,本发明的目的是提供一种发光芯片封装体,以提高散热效率。In addition, the purpose of the present invention is to provide a light-emitting chip package to improve heat dissipation efficiency.

为达上述或是其他目的,本发明提出一种发光芯片封装体的制造方法,其包括下列步骤。首先,接合一图案化金属板与一基材,而图案化金属板包括至少一散热板与多个接点,其中散热板位于接点之间。接合一薄膜线路层与图案化金属板。形成多条导线,以连接薄膜线路层与接点之间。在基材上形成一第一封胶,该第一封胶具有一开口,暴露出部分薄膜线路层,以覆盖图案化金属板、导线与部分薄膜线路层。在第一封胶开口所暴露的薄膜线路层上配置至少一发光芯片,而发光芯片具有多个凸块,且发光芯片经由这些凸块与薄膜线路层电性连接。进行一切割制程,以形成至少一发光芯片封装体。最后再移除该基材。To achieve the above or other objectives, the present invention provides a method for manufacturing a light-emitting chip package, which includes the following steps. First, a patterned metal plate is bonded to a base material, and the patterned metal plate includes at least one heat dissipation plate and a plurality of contacts, wherein the heat dissipation plate is located between the contacts. Bonding a thin film circuit layer and patterned metal plate. A plurality of wires are formed to connect the thin film circuit layer and the contacts. A first sealant is formed on the substrate, and the first sealant has an opening to expose part of the thin film circuit layer to cover the patterned metal plate, the wires and part of the thin film circuit layer. At least one light-emitting chip is disposed on the thin-film circuit layer exposed by the first sealing opening, and the light-emitting chip has a plurality of bumps, and the light-emitting chip is electrically connected to the thin-film circuit layer through these bumps. A cutting process is performed to form at least one light emitting chip package. Finally the substrate is removed.

在本发明的一实施例中,在配置发光芯片之后,发光芯片封装体的制造方法还包括形成一底胶,以包覆该些凸块。In an embodiment of the present invention, after disposing the light-emitting chip, the manufacturing method of the light-emitting chip package further includes forming a primer to cover the bumps.

在本发明的一实施例中,在形成底胶之后,发光芯片封装体的制造方法还包括在第一封胶所暴露的薄膜线路层上形成一第二封胶,以包覆发光芯片。In an embodiment of the present invention, after the primer is formed, the manufacturing method of the light-emitting chip package further includes forming a second sealant on the thin film circuit layer exposed by the first sealant to cover the light-emitting chip.

在本发明的一实施例中,在配置发光芯片之后,发光芯片封装体的制造方法还包括在该第一封胶所暴露的薄膜线路层上形成一第二封胶,以包覆发光芯片。In an embodiment of the present invention, after disposing the light-emitting chip, the manufacturing method of the light-emitting chip package further includes forming a second sealant on the thin film circuit layer exposed by the first sealant to cover the light-emitting chip.

在本发明的一实施例中,接合图案化金属板与基材的步骤包括接合一金属板与基材。对于金属板进行一图案化制程,以形成图案化金属板。In an embodiment of the present invention, the step of bonding the patterned metal plate to the substrate includes bonding a metal plate to the substrate. A patterning process is performed on the metal plate to form a patterned metal plate.

在本发明的一实施例中,接合薄膜线路层与图案化金属板的步骤包括在散热板上形成一绝缘胶层。通过绝缘胶层接合薄膜线路层与图案化金属板。In an embodiment of the invention, the step of bonding the thin film circuit layer and the patterned metal plate includes forming an insulating glue layer on the heat dissipation plate. The film circuit layer and the patterned metal plate are bonded through an insulating adhesive layer.

为达上述或其他目的,本发明提出一种发光芯片封装体,其包括一散热板、多个接点、一薄膜线路层、多条导线、一第一封胶与至少一发光芯片。其中,这些接点配置于散热板外侧。薄膜线路层配置于散热板上,并与散热板电性绝缘。这些导线连接薄膜线路层与接点之间。第一封胶配置于散热板上方,并覆盖导线、接点与部分薄膜线路层,且第一封胶具有一开口,暴露出部分薄膜线路层。发光芯片配置于开口所暴露的薄膜线路层上,而发光芯片具有多个凸块,且发光芯片通过凸块与薄膜线路层电性连接。To achieve the above and other objectives, the present invention provides a light-emitting chip package, which includes a heat dissipation plate, multiple contacts, a thin film circuit layer, multiple wires, a first sealant and at least one light-emitting chip. Wherein, these contacts are arranged on the outside of the cooling plate. The thin film circuit layer is arranged on the heat dissipation plate and is electrically insulated from the heat dissipation plate. These wires are connected between the thin film circuit layer and the contacts. The first sealant is disposed above the heat dissipation plate and covers the wires, contacts and part of the thin film circuit layer, and the first sealant has an opening to expose part of the thin film circuit layer. The light emitting chip is arranged on the thin film circuit layer exposed by the opening, and the light emitting chip has a plurality of bumps, and the light emitting chip is electrically connected with the thin film circuit layer through the bumps.

在本发明的一实施例中,薄膜线路层包括一图案化金属层与配置于图案化金属层上的一焊罩层。In an embodiment of the present invention, the thin film circuit layer includes a patterned metal layer and a solder mask layer disposed on the patterned metal layer.

在本发明的一实施例中,发光芯片封装体还包括一底胶,其配置于发光芯片与薄膜线路层之间,以包覆凸块,而发光芯片具有一主动表面与一背面,其中凸块配置于主动表面上,且底胶并暴露出发光芯片的背面。In an embodiment of the present invention, the package body of the light-emitting chip further includes a primer, which is arranged between the light-emitting chip and the thin film circuit layer to cover the bumps, and the light-emitting chip has an active surface and a back surface, wherein the bumps The block is arranged on the active surface, and the backside of the light-emitting chip is exposed.

在本发明的一实施例中,发光芯片封装体还包括一第二封胶,其配置于开口内,以包覆发光芯片与底胶。In an embodiment of the present invention, the light-emitting chip package further includes a second sealant disposed in the opening to cover the light-emitting chip and the primer.

在本发明的一实施例中,发光芯片封装体还包括一第二封胶,其配置于开口内,以包覆发光芯片。In an embodiment of the present invention, the light-emitting chip package further includes a second sealant disposed in the opening to cover the light-emitting chip.

在本发明的一实施例中,发光芯片封装体还包括一绝缘胶层,其配置于薄膜线路层与散热板之间。In an embodiment of the present invention, the light-emitting chip package further includes an insulating glue layer disposed between the thin film circuit layer and the heat dissipation plate.

在本发明的一实施例中,散热板与接点为共平面,并由相同材质所构成。In an embodiment of the present invention, the heat dissipation plate and the contact are coplanar and made of the same material.

在本发明的一实施例中,第一封胶的边缘与接点的边缘切齐。In an embodiment of the invention, the edges of the first sealant are aligned with the edges of the contacts.

在本发明的一实施例中,开口的宽度自薄膜线路层往远离薄膜线路层的方向逐渐增加。In an embodiment of the present invention, the width of the opening gradually increases from the thin film circuit layer to the direction away from the thin film circuit layer.

在本发明的一实施例中,发光芯片包括发光二极管或有机发光二极管。In an embodiment of the present invention, the light emitting chip includes a light emitting diode or an organic light emitting diode.

基于上述,由于本发明将薄膜线路层与金属板接合,以承载发光芯片,因此本发明的发光芯片封装体具有较佳的散热效率与较长的使用寿命。Based on the above, since the present invention combines the thin film circuit layer and the metal plate to carry the light-emitting chip, the light-emitting chip package of the present invention has better heat dissipation efficiency and longer service life.

为让本发明的上述和其他目的、特征和优点能更明显易懂,下文特举较佳实施例,并配合附图作详细说明如下。In order to make the above and other objects, features and advantages of the present invention more comprehensible, preferred embodiments are exemplified below and described in detail with accompanying drawings.

附图说明 Description of drawings

图1A至图1H是依照本发明一实施例的一种发光芯片封装体的制造方法的剖面示意图。1A to 1H are schematic cross-sectional views of a manufacturing method of a light-emitting chip package according to an embodiment of the present invention.

图2依照本发明一实施例的一种发光芯片封装体的剖面图。FIG. 2 is a cross-sectional view of a light-emitting chip package according to an embodiment of the present invention.

具体实施方式 Detailed ways

图1A至图1H是依照本发明一实施例的一种发光芯片封装体的制造方法的剖面示意图。请参考图1A,首先,提供一金属板110与一基材210,而基材210可以是一可移除的暂时性承载体,例如是卷带或是其他易与金属板110分离的薄膜。此外,金属板110的材质可以是铜、铝、或其他具有高热传导系数的金属。然后,接合金属板110与基材210,而金属板110与基材210例如通过一胶层(未绘示)接合。1A to 1H are schematic cross-sectional views of a manufacturing method of a light-emitting chip package according to an embodiment of the present invention. Please refer to FIG. 1A , firstly, a metal plate 110 and a base material 210 are provided, and the base material 210 can be a removable temporary carrier, such as a tape or other films that are easily separated from the metal plate 110 . In addition, the material of the metal plate 110 can be copper, aluminum, or other metals with high thermal conductivity. Then, the metal plate 110 is bonded to the base material 210 , and the metal plate 110 and the base material 210 are bonded, for example, through an adhesive layer (not shown).

请参考图1B,对于金属板110进行一图案化制程,以形成图案化金属板110a。此图案化金属板110a包括多个散热板112与多个接点114,其中这些散热板112位于接点114之间。然而,本实施例并不限定散热板112与接点114的数量。举例而言,本实施例的散热板112的数量可以是1。此外,图案化制程包括光刻制程与蚀刻制程。虽然本实施例揭示图案化金属板110a的形成方式乃是先接合金属板110与基材210,然后才形成图案化金属板110a。然而,在另一实施例中,也可以直接提供一图案化金属板110a,并接合图案化金属板110a与基材210。Referring to FIG. 1B , a patterning process is performed on the metal plate 110 to form a patterned metal plate 110 a. The patterned metal plate 110 a includes a plurality of heat dissipation plates 112 and a plurality of contacts 114 , wherein the heat dissipation plates 112 are located between the contacts 114 . However, the present embodiment does not limit the quantity of the cooling plate 112 and the number of the contacts 114 . For example, the number of heat dissipation plates 112 in this embodiment may be one. In addition, the patterning process includes a photolithography process and an etching process. Although the present embodiment discloses that the patterned metal plate 110a is formed by bonding the metal plate 110 and the substrate 210 first, and then forming the patterned metal plate 110a. However, in another embodiment, a patterned metal plate 110a may also be provided directly, and the patterned metal plate 110a and the substrate 210 are bonded together.

请参考图1C,提供一薄膜线路层120,并接合此薄膜线路层120与图案化金属板110a。在本实施例中,薄膜线路层120包括一图案化金属层122与配置于图案化金属层122上的一焊罩层124。然而,本实施例并不限定薄膜线路层120具有单层线路,而薄膜线路层120也可以是具有多层线路。此外,当薄膜线路层120的最底层为金属层时,接合薄膜线路层120与图案化金属板110a的步骤包括在散热板112上形成一绝缘胶层130。然后,通过绝缘胶层130接合薄膜线路层120与图案化金属板110a。再者,当薄膜线路层120的最底层为介电层时,薄膜线路层120也可以经由绝缘胶层130或直接与图案化金属板110a接合。Referring to FIG. 1C , a thin film circuit layer 120 is provided, and the thin film circuit layer 120 is bonded to the patterned metal plate 110 a. In this embodiment, the thin film circuit layer 120 includes a patterned metal layer 122 and a solder mask layer 124 disposed on the patterned metal layer 122 . However, this embodiment does not limit the thin film circuit layer 120 to have a single-layer circuit, and the thin film circuit layer 120 may also have multi-layer circuits. In addition, when the bottom layer of the thin film circuit layer 120 is a metal layer, the step of bonding the thin film circuit layer 120 and the patterned metal plate 110 a includes forming an insulating glue layer 130 on the heat dissipation plate 112 . Then, the thin film circuit layer 120 is bonded to the patterned metal plate 110 a through the insulating glue layer 130 . Furthermore, when the bottom layer of the thin film circuit layer 120 is a dielectric layer, the thin film circuit layer 120 may also be bonded to the patterned metal plate 110a via the insulating glue layer 130 or directly.

请参考图1D,进行一打线制程(wire bonding process),以形成多条导线140,而这些导线140连接薄膜线路层120与接点114之间。此外,导线140的材质可以是金、铜或其他金属。Referring to FIG. 1D , a wire bonding process is performed to form a plurality of wires 140 , and these wires 140 are connected between the thin film circuit layer 120 and the contacts 114 . In addition, the wire 140 can be made of gold, copper or other metals.

请参考图1E,进行一封胶制程(molding process),以在基材210上形成一第一封胶150,而第一封胶150覆盖图案化金属板110a、导线140与部分薄膜线路层120及接点114。值得注意的是,第一封胶150的开口150a需暴露部分薄膜线路层120,以便于在随后的制程中配置发光芯片160(详述如后)。此外,在形成第一封胶150之后,也可以在开口150a的内壁上例如以蒸镀制程形成一金属反射层(未绘示),以提高第一封胶150的反射率。Please refer to FIG. 1E , a molding process is performed to form a first molding 150 on the substrate 210, and the first molding 150 covers the patterned metal plate 110a, the wire 140 and part of the thin film circuit layer 120. And contact 114. It is worth noting that the opening 150a of the first sealant 150 needs to expose part of the thin film circuit layer 120 so as to facilitate the configuration of the light emitting chip 160 in the subsequent manufacturing process (details will be described later). In addition, after forming the first sealant 150 , a metal reflective layer (not shown) may also be formed on the inner wall of the opening 150 a by, for example, evaporation process, so as to improve the reflectivity of the first sealant 150 .

请参考图1F,在第一封胶150所暴露的薄膜线路层120上配置多个发光芯片160,而各发光芯片160具有一主动表面160a、一背面160b与多个凸块162,其中凸块162配置于主动表面160a上,且这些发光芯片160经由这些凸块162与薄膜线路层120电性连接。Please refer to FIG. 1F, a plurality of light-emitting chips 160 are disposed on the thin film circuit layer 120 exposed by the first sealant 150, and each light-emitting chip 160 has an active surface 160a, a back surface 160b and a plurality of bumps 162, wherein the bumps 162 are disposed on the active surface 160 a, and the light emitting chips 160 are electrically connected to the thin film circuit layer 120 through the bumps 162 .

请参考图1G,为了更确保凸块162与薄膜线路层120之间电性连接,在配置发光芯片160之后,也可以形成一底胶170,以包覆凸块162,且底胶170可以暴露出发光芯片160的背面160b。此外,在形成底胶170之后,也可以在第一封胶150所暴露的薄膜线路层120上形成一第二封胶180,以包覆发光芯片160。或者,在配置发光芯片160之后,直接形成第二封胶180而不形成底胶170。Please refer to FIG. 1G, in order to ensure the electrical connection between the bump 162 and the thin film circuit layer 120, after disposing the light-emitting chip 160, a primer 170 can also be formed to cover the bump 162, and the primer 170 can be exposed. The back surface 160b of the light-emitting chip 160 is emitted. In addition, after the primer 170 is formed, a second sealant 180 may also be formed on the thin film circuit layer 120 exposed by the first sealant 150 to cover the light-emitting chip 160 . Alternatively, after the light-emitting chip 160 is configured, the second encapsulant 180 is directly formed without forming the primer 170 .

请参考图1H,对于上述制程所形成的结构体,进行一切割制程,以形成多个发光芯片封装体100。然后,移除基材210。至此,大致完成发光芯片封装体100的制造流程。值得注意的是,在配置发光芯片160之后,也可以直接进行切割制程。或者,在形成底胶170之后,进行切割制程。在配置发光芯片160与直接形成第二封胶180之后,进行切割制程。此外,有关于此发光芯片封装体100的结构将详述如后。Referring to FIG. 1H , a cutting process is performed on the structure formed by the above process to form a plurality of light emitting chip packages 100 . Then, the substrate 210 is removed. So far, the manufacturing process of the light emitting chip package 100 is roughly completed. It should be noted that after the light-emitting chip 160 is configured, the dicing process can also be performed directly. Alternatively, after the primer 170 is formed, a cutting process is performed. After disposing the light-emitting chip 160 and directly forming the second encapsulant 180 , a dicing process is performed. In addition, the structure of the light emitting chip package 100 will be described in detail later.

图2依照本发明一实施例的一种发光芯片封装体的剖面图。请参考图2,本实施例的发光芯片封装体100包括一散热板112、多个接点114、一薄膜线路层120、多条导线140、第一封胶150与至少一发光芯片160。其中,这些接点114配置于散热板112外侧。在本实施例中,由于散热板112与接点114由同一个金属板所形成,因此散热板112与接点114为共平面,并由相同材质所构成。然而,在另一实施例中,散热板112与接点114之间也可以具有一高度差。此外,在另一实施例中,散热板112与接点114更可以由不同材质构成。FIG. 2 is a cross-sectional view of a light-emitting chip package according to an embodiment of the present invention. Please refer to FIG. 2 , the light emitting chip package 100 of this embodiment includes a heat sink 112 , a plurality of contacts 114 , a thin film circuit layer 120 , a plurality of wires 140 , a first encapsulant 150 and at least one light emitting chip 160 . Wherein, the contacts 114 are disposed outside the heat sink 112 . In this embodiment, since the heat dissipation plate 112 and the contact point 114 are formed by the same metal plate, the heat dissipation plate 112 and the contact point 114 are coplanar and made of the same material. However, in another embodiment, there may also be a height difference between the cooling plate 112 and the contact point 114 . In addition, in another embodiment, the heat sink 112 and the contact 114 can be made of different materials.

薄膜线路层120配置于散热板114上,并与散热板114电性绝缘。在本实施例中,薄膜线路层120包括一图案化金属层122与配置于图案化金属层122上的一焊罩层124。然而,本实施例并不限定薄膜线路层120具有单层线路,而薄膜线路层120也可以是具有多层线路。The thin film circuit layer 120 is disposed on the heat dissipation plate 114 and electrically insulated from the heat dissipation plate 114 . In this embodiment, the thin film circuit layer 120 includes a patterned metal layer 122 and a solder mask layer 124 disposed on the patterned metal layer 122 . However, this embodiment does not limit the thin film circuit layer 120 to have a single-layer circuit, and the thin film circuit layer 120 may also have multi-layer circuits.

此外,当薄膜线路层120的最底层为金属层时,发光芯片封装体100还包括一绝缘胶层130,其配置于薄膜线路层120与散热板112之间。然而,当薄膜线路层120的最底层为介电层时,薄膜线路层120也可以经由绝缘胶层130或直接与散热板112接合。另外,绝缘胶层130也可以具有导热特性,以利传导发光芯片160所产生的热量。In addition, when the bottom layer of the thin film circuit layer 120 is a metal layer, the light emitting chip package 100 further includes an insulating glue layer 130 disposed between the thin film circuit layer 120 and the heat dissipation plate 112 . However, when the bottom layer of the thin film circuit layer 120 is a dielectric layer, the thin film circuit layer 120 may also be bonded to the heat sink 112 via the insulating adhesive layer 130 or directly. In addition, the insulating adhesive layer 130 may also have thermal conductivity, so as to facilitate the conduction of heat generated by the light emitting chip 160 .

请继续参考图2,这些导线140连接薄膜线路层120与接点114。此外,第一封胶150配置于散热板112上方,并覆盖导线140、接点114与部分薄膜线路层120。第一封胶150具有一开口150a,暴露出部分薄膜线路层120。在本实施例中,为了提高对于发光芯片160所发出的光线的使用率,开口150a的宽度自薄膜线路层120往远离薄膜线路层120的方向逐渐增加,以便于反射发光芯片160所发出的光线。另外,在开口150a的内壁上也可以形成一金属反射层(未绘示),以提高反射率。再者,由于第一封胶150与接点114经过切割,因此第一封胶150的边缘与接点114的边缘切齐。Please continue to refer to FIG. 2 , the wires 140 are connected to the thin film circuit layer 120 and the contacts 114 . In addition, the first sealant 150 is disposed above the heat dissipation plate 112 and covers the wires 140 , the contacts 114 and part of the thin film circuit layer 120 . The first sealant 150 has an opening 150a exposing a part of the thin film circuit layer 120 . In this embodiment, in order to improve the utilization rate of the light emitted by the light emitting chip 160, the width of the opening 150a gradually increases from the thin film circuit layer 120 to the direction away from the thin film circuit layer 120, so as to reflect the light emitted by the light emitting chip 160. . In addition, a metal reflective layer (not shown) may also be formed on the inner wall of the opening 150a to improve the reflectivity. Moreover, since the first sealant 150 and the contact 114 are cut, the edge of the first sealant 150 is aligned with the edge of the contact 114 .

发光芯片160配置于开口150a所暴露的薄膜线路层120上,而发光芯片160具有一主动表面160a、一背面160b与多个凸块162。其中凸块162配置于主动表面160a上,且发光芯片通过凸块162与薄膜线路层120电性连接。更详细而言,凸块162与薄膜线路层120的图案化金属层122电性连接。值得注意的是,虽然本实施例的发光芯片封装体100仅具有单一发光芯片160,然而在另一实施例中,发光芯片封装体100也可以包含多个发光芯片160。此外,发光芯片160包括发光二极管或有机发光二极管。The light emitting chip 160 is disposed on the thin film circuit layer 120 exposed by the opening 150 a , and the light emitting chip 160 has an active surface 160 a , a back surface 160 b and a plurality of bumps 162 . The bumps 162 are disposed on the active surface 160a, and the light-emitting chip is electrically connected to the thin film circuit layer 120 through the bumps 162 . In more detail, the bump 162 is electrically connected to the patterned metal layer 122 of the thin film circuit layer 120 . It should be noted that although the light emitting chip package 100 of this embodiment only has a single light emitting chip 160 , in another embodiment, the light emitting chip package 100 may also include a plurality of light emitting chips 160 . In addition, the light emitting chip 160 includes a light emitting diode or an organic light emitting diode.

发光芯片封装体100也可以包括一底胶170及/或一第二封胶180,其中底胶170配置于发光芯片160与薄膜线路层120之间,以包覆凸块162,并暴露出发光芯片160的背面160b。再者,第二封胶180其配置于开口150a内,以包覆发光芯片160与底胶170。此外,第二封胶180为透明材质,因此发光芯片160所发出的光线能够穿透第二封胶180。The light-emitting chip package 100 may also include a primer 170 and/or a second sealant 180, wherein the primer 170 is disposed between the light-emitting chip 160 and the thin film circuit layer 120 to cover the bump 162 and expose the light-emitting The back side 160b of the chip 160 . Furthermore, the second encapsulant 180 is disposed in the opening 150 a to cover the light-emitting chip 160 and the primer 170 . In addition, the second encapsulant 180 is made of a transparent material, so the light emitted by the light-emitting chip 160 can pass through the second encapsulant 180 .

值得注意的是,第二封胶180也可以掺杂有荧光粉。It should be noted that the second sealant 180 can also be doped with phosphor.

综上所述,本发明的发光芯片封装体及其制造方法至少具有下列优点:In summary, the light-emitting chip package and its manufacturing method of the present invention have at least the following advantages:

一、本发明将薄膜线路层与具有高热传导性的基板接合,因此发光芯片运作时所产生的热能通过极短的路径传至外界,以提高发光芯片的使用寿命与发光效率。1. In the present invention, the thin-film circuit layer is bonded to the substrate with high thermal conductivity, so the heat energy generated during the operation of the light-emitting chip is transmitted to the outside through a very short path, so as to improve the service life and luminous efficiency of the light-emitting chip.

二、本发明的发光芯片封装体的接点位于底部或侧面,因此此发光芯片封装体可以以表面黏着技术(SMT)或插拔方式与其他电子装置组装。2. The contacts of the light-emitting chip package of the present invention are located at the bottom or side, so the light-emitting chip package can be assembled with other electronic devices by surface mount technology (SMT) or plug-in.

三、若选用适当材质的第二封胶与焊罩层,则发光芯片所发出的光线被吸收的比例将会下降。3. If the second sealant and solder mask layer of appropriate materials are selected, the ratio of the light emitted by the light-emitting chip to be absorbed will decrease.

四、由于发光芯片以覆晶接合方式与薄膜线路层电性连接,因此发光芯片所发出的光线较不易受其他构件的干扰。4. Since the light-emitting chip is electrically connected to the thin-film circuit layer by means of flip-chip bonding, the light emitted by the light-emitting chip is less likely to be interfered by other components.

虽然本发明已以较佳实施例揭示如上,然其并非用以限定本发明,任何本领域普通技术人员,在不脱离本发明的精神和范围内,当可作些许更动与润饰,因此本发明的保护范围当以权利要求所界定的为准。Although the present invention has been disclosed above with preferred embodiments, it is not intended to limit the present invention. Any person skilled in the art may make some changes and modifications without departing from the spirit and scope of the present invention. Therefore, this The protection scope of the invention should be defined by the claims.

Claims (16)

1.一种发光芯片封装体的制造方法,包括:1. A method for manufacturing a light-emitting chip package, comprising: 接合一图案化金属板与一基材,而该图案化金属板包括至少一散热板与多个接点,其中该散热板位于该些接点之间;bonding a patterned metal plate and a base material, and the patterned metal plate includes at least one heat dissipation plate and a plurality of contacts, wherein the heat dissipation plate is located between the contacts; 接合一薄膜线路层与该图案化金属板;bonding a thin film circuit layer to the patterned metal plate; 形成多条导线,以连接该薄膜线路层与该些接点;forming a plurality of wires to connect the thin film circuit layer and the contacts; 在该基材上形成至少一第一封胶,该第一封胶具有一开口,暴露出部分薄膜线路层,以覆盖该图案化金属板、该些导线与部分该薄膜线路层;At least one first sealant is formed on the substrate, the first sealant has an opening exposing part of the thin film circuit layer to cover the patterned metal plate, the wires and part of the thin film circuit layer; 在该第一封胶开口所暴露的该薄膜线路层上配置至少一个发光芯片,而该发光芯片具有多个凸块,且该发光芯片经由该些凸块与该薄膜线路层电性连接;At least one light-emitting chip is disposed on the thin-film circuit layer exposed by the first sealing opening, and the light-emitting chip has a plurality of bumps, and the light-emitting chip is electrically connected to the thin-film circuit layer through the bumps; 进行一切割制程,以形成至少一发光芯片封装体;以及performing a dicing process to form at least one light emitting chip package; and 移除该基材。The substrate is removed. 2.如权利要求1所述的发光芯片封装体的制造方法,其特征在于,在配置该发光芯片之后,还包括形成一底胶,以包覆该些凸块。2 . The method for manufacturing a light-emitting chip package as claimed in claim 1 , further comprising forming a primer to cover the bumps after disposing the light-emitting chip. 3 . 3.如权利要求2所述的发光芯片封装体的制造方法,其特征在于,在形成该底胶之后,还包括在该第一封胶所暴露的该薄膜线路层上形成一第二封胶,以包覆该发光芯片。3. The method for manufacturing a light-emitting chip package according to claim 2, further comprising forming a second sealant on the thin film circuit layer exposed by the first sealant after forming the primer , to cover the light-emitting chip. 4.如权利要求1所述的发光芯片封装体的制造方法,其特征在于,在配置该发光芯片之后,还包括在该第一封胶所暴露的该薄膜线路层上形成一第二封胶,以包覆该发光芯片。4. The method for manufacturing a light-emitting chip package according to claim 1, further comprising forming a second sealant on the thin film circuit layer exposed by the first sealant after disposing the light-emitting chip , to cover the light-emitting chip. 5.如权利要求1所述的发光芯片封装体的制造方法,其特征在于,接合该图案化金属板与该基材包括:5. The method for manufacturing a light-emitting chip package as claimed in claim 1, wherein bonding the patterned metal plate and the substrate comprises: 接合一金属板与该基材;以及joining a metal plate to the substrate; and 对于该金属板进行一图案化制程,以形成该图案化金属板。A patterning process is performed on the metal plate to form the patterned metal plate. 6.如权利要求1所述的发光芯片封装体的制造方法,其特征在于,接合该薄膜线路层与该图案化金属板包括:6. The method of manufacturing a light-emitting chip package as claimed in claim 1, wherein bonding the thin film circuit layer and the patterned metal plate comprises: 在该些散热板上形成一绝缘胶层;以及forming an insulating glue layer on the cooling plates; and 通过该绝缘胶层接合该薄膜线路层与该图案化金属板。The thin film circuit layer and the patterned metal plate are bonded through the insulating glue layer. 7.一种发光芯片封装体,包括:7. A light-emitting chip package, comprising: 一散热板;a cooling plate; 多个接点,配置于该散热板外侧;A plurality of contacts are arranged on the outside of the cooling plate; 一薄膜线路层,配置于该散热板上,并与该散热板电性绝缘;a thin film circuit layer arranged on the heat dissipation plate and electrically insulated from the heat dissipation plate; 多条导线,连接该薄膜线路层与该些接点;a plurality of wires connecting the thin film circuit layer and the contacts; 一第一封胶,配置于该散热板上方,并覆盖该些导线、该些接点与部分该薄膜线路层,而该第一封胶具有一开口,暴露出部分该薄膜线路层;以及a first sealant, disposed above the heat dissipation plate, and covering the wires, the contacts and part of the thin film circuit layer, and the first sealant has an opening to expose part of the thin film circuit layer; and 至少一发光芯片,配置于该开口所暴露的该薄膜线路层上,而该发光芯片具有多个凸块,且该发光芯片通过该些凸块与该薄膜线路层电性连接。At least one light emitting chip is arranged on the thin film circuit layer exposed by the opening, and the light emitting chip has a plurality of bumps, and the light emitting chip is electrically connected with the thin film circuit layer through the bumps. 8.如权利要求1所述的发光芯片封装体,其特征在于,该薄膜线路层包括一图案化金属层与配置于该图案化金属层上的一焊罩层。8 . The light-emitting chip package as claimed in claim 1 , wherein the thin film circuit layer comprises a patterned metal layer and a solder mask layer disposed on the patterned metal layer. 9.如权利要求7所述的发光芯片封装体,其特征在于,还包括一底胶,配置于该发光芯片与该薄膜线路层之间,以包覆该些凸块,而该发光芯片具有一主动表面与一背面,其中该些凸块配置于该主动表面上,且该底胶暴露出该背面。9. The light-emitting chip package according to claim 7, further comprising a primer disposed between the light-emitting chip and the thin film circuit layer to cover the bumps, and the light-emitting chip has An active surface and a back surface, wherein the protrusions are disposed on the active surface, and the primer exposes the back surface. 10.如权利要求9所述的发光芯片封装体,其特征在于,还包括一第二封胶,配置于该开口内,以包覆该发光芯片与该底胶。10 . The light-emitting chip package as claimed in claim 9 , further comprising a second sealant disposed in the opening to cover the light-emitting chip and the primer. 11 . 11.如权利要求7所述的发光芯片封装体,其特征在于,还包括一第二封胶,配置于该开口内,以包覆该发光芯片。11. The light-emitting chip package as claimed in claim 7, further comprising a second sealant disposed in the opening to cover the light-emitting chip. 12.如权利要求7所述的发光芯片封装体,其特征在于,还包括一绝缘胶层,配置于该薄膜线路层与该散热板之间。12 . The light-emitting chip package as claimed in claim 7 , further comprising an insulating adhesive layer disposed between the thin film circuit layer and the heat dissipation plate. 13 . 13.如权利要求7所述的发光芯片封装体,其特征在于,该散热板与该些接点为共平面,并由相同材质所构成。13. The light-emitting chip package as claimed in claim 7, wherein the heat dissipation plate and the contacts are coplanar and made of the same material. 14.如权利要求7所述的发光芯片封装体,其特征在于,该第一封胶的边缘与该些接点的边缘切齐。14. The light-emitting chip package as claimed in claim 7, wherein the edges of the first encapsulant are aligned with the edges of the contacts. 15.如权利要求7所述的发光芯片封装体,其特征在于,该开口的宽度自该薄膜线路层往远离该薄膜线路层的方向逐渐增加。15. The light-emitting chip package as claimed in claim 7, wherein the width of the opening gradually increases from the thin film circuit layer to a direction away from the thin film circuit layer. 16.如权利要求7所述的发光芯片封装体,其特征在于,该发光芯片包括发光二极管或有机发光二极管。16. The light emitting chip package as claimed in claim 7, wherein the light emitting chip comprises a light emitting diode or an organic light emitting diode.
CN200610146448A 2006-11-06 2006-11-06 Light emitting chip package and method of manufacturing the same Expired - Fee Related CN100585890C (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN200610146448A CN100585890C (en) 2006-11-06 2006-11-06 Light emitting chip package and method of manufacturing the same

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN200610146448A CN100585890C (en) 2006-11-06 2006-11-06 Light emitting chip package and method of manufacturing the same

Publications (2)

Publication Number Publication Date
CN101179103A CN101179103A (en) 2008-05-14
CN100585890C true CN100585890C (en) 2010-01-27

Family

ID=39405268

Family Applications (1)

Application Number Title Priority Date Filing Date
CN200610146448A Expired - Fee Related CN100585890C (en) 2006-11-06 2006-11-06 Light emitting chip package and method of manufacturing the same

Country Status (1)

Country Link
CN (1) CN100585890C (en)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101777542B (en) * 2009-01-14 2011-08-17 南茂科技股份有限公司 Chip packaging structure and packaging method
TWI445100B (en) * 2011-05-20 2014-07-11 旭德科技股份有限公司 Package structure and manufacturing method thereof
CN104124237A (en) * 2013-04-26 2014-10-29 光明半导体(天津)有限公司 Light-emitting diode packaging piece and manufacturing method thereof
CN104124239A (en) * 2013-04-29 2014-10-29 展晶科技(深圳)有限公司 Light emitting diode module
CN107078110B (en) * 2017-01-22 2023-05-02 乐健科技(珠海)有限公司 IGBT module and manufacturing method thereof

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN2603509Y (en) * 2002-11-15 2004-02-11 威盛电子股份有限公司 Chip package structure
CN1531119A (en) * 2003-03-10 2004-09-22 ���½�ɷ����޹�˾ LED module with high-efficiency heat radiation
CN1706051A (en) * 2002-06-24 2005-12-07 日本电气株式会社 Optoelectronic hybrid integrated module and light input/output apparatus having the same as component

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1706051A (en) * 2002-06-24 2005-12-07 日本电气株式会社 Optoelectronic hybrid integrated module and light input/output apparatus having the same as component
CN2603509Y (en) * 2002-11-15 2004-02-11 威盛电子股份有限公司 Chip package structure
CN1531119A (en) * 2003-03-10 2004-09-22 ���½�ɷ����޹�˾ LED module with high-efficiency heat radiation

Also Published As

Publication number Publication date
CN101179103A (en) 2008-05-14

Similar Documents

Publication Publication Date Title
US7510889B2 (en) Light emitting chip package and manufacturing method thereof
US7642137B2 (en) Manufacturing method of chip package
US20230142465A1 (en) Led assembly with omnidirectional light field
US8399904B2 (en) Light emitting device and lighting system having the same
US8519426B2 (en) Light emitting device and lighting system having the same
TWI535077B (en) Light emitting unit and light emitting module thereof
CN102214756B (en) Light emitting device, method of manufacturing the light emitting device, light emitting device package, and lighting system
TWI480962B (en) LED package and LED wafer level packaging process
TWI420695B (en) Package module structure of compound semiconductor component and manufacturing method thereof
CN103579477B (en) Light emitting diode flip chip packaging method based on through hole technology
CN100524864C (en) Light-emitting diode packaging structure and manufacturing method thereof
TW201442301A (en) Light-emitting diode (LED) element without base and manufacturing method thereof
CN102237479A (en) Light emitting device package and lighting system having the same
US7459783B2 (en) Light emitting chip package and light source module
CN102169948B (en) Luminaire and illuminator
CN102194801A (en) Packaging structure of light-emitting diode emitting light in forward direction and formation method thereof
CN102800764B (en) Semiconductor light-emitting apparatus and manufacture method thereof
CN101231975B (en) Chip package and manufacturing method thereof
CN101728370B (en) Encapsulation modular structure of compound semiconductor elements and manufacturing method thereof
US20160276319A1 (en) Flexible light emitting semiconductor device with large area conduit
CN100585890C (en) Light emitting chip package and method of manufacturing the same
CN102194962A (en) Packaging structure emitting light broadwise of semiconductor component
CN101207169A (en) Light emitting chip package and light source assembly
CN100511669C (en) Light source assembly and light emitting chip package
CN101329043B (en) Light source assembly and method for adjusting brightness of light source assembly

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20100127

Termination date: 20201106

CF01 Termination of patent right due to non-payment of annual fee