CN100538785C - The driving method of plasma display panel (PDP) - Google Patents

The driving method of plasma display panel (PDP) Download PDF

Info

Publication number
CN100538785C
CN100538785C CNB2004100973515A CN200410097351A CN100538785C CN 100538785 C CN100538785 C CN 100538785C CN B2004100973515 A CNB2004100973515 A CN B2004100973515A CN 200410097351 A CN200410097351 A CN 200410097351A CN 100538785 C CN100538785 C CN 100538785C
Authority
CN
China
Prior art keywords
cycle
time
utmost point
electromotive force
power supply
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CNB2004100973515A
Other languages
Chinese (zh)
Other versions
CN1622159A (en
Inventor
姜景斗
柳宪锡
李源朱
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Samsung SDI Co Ltd
Original Assignee
Samsung SDI Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Samsung SDI Co Ltd filed Critical Samsung SDI Co Ltd
Publication of CN1622159A publication Critical patent/CN1622159A/en
Application granted granted Critical
Publication of CN100538785C publication Critical patent/CN100538785C/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/28Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels
    • G09G3/288Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels
    • G09G3/296Driving circuits for producing the waveforms applied to the driving electrodes
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/28Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels
    • G09G3/288Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels
    • G09G3/291Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels controlling the gas discharge to control a cell condition, e.g. by means of specific pulse shapes
    • G09G3/294Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels controlling the gas discharge to control a cell condition, e.g. by means of specific pulse shapes for lighting or sustain discharge
    • G09G3/2942Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels controlling the gas discharge to control a cell condition, e.g. by means of specific pulse shapes for lighting or sustain discharge with special waveforms to increase luminous efficiency
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/2007Display of intermediate tones
    • G09G3/2018Display of intermediate tones by time modulation using two or more time intervals
    • G09G3/2022Display of intermediate tones by time modulation using two or more time intervals using sub-frames
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/28Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels
    • G09G3/288Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels
    • G09G3/291Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels controlling the gas discharge to control a cell condition, e.g. by means of specific pulse shapes
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2330/00Aspects of power supply; Aspects of display protection and defect management
    • G09G2330/02Details of power systems and of start or stop of display operation
    • G09G2330/021Power management, e.g. power saving
    • G09G2330/023Power management, e.g. power saving using energy recovery or conservation

Abstract

A kind of driving method of plasma display panel, in the method, a plurality of sons field that is used for time division gray level display is present in each frame of display cycle, and each height field comprises the cycle of reseting, and the cycle is kept in address cycle and discharge.Keep the cycle in discharge, based on the lasting pulse of second potential voltage of first potential voltage according to Y utmost point power supply electromotive force cycle and X utmost point power supply electromotive force cycle and be provided to each Y electrode wires and X electrode wires respectively.Each Y utmost point power supply electromotive force cycle and X utmost point power supply electromotive force cycle comprise the rise time that rises to second potential voltage from first potential voltage, keep holding time of second potential voltage, drop to the fall time of third level voltage from second potential voltage.Keep the interval time of first potential voltage, and the interval time in the interval time in Y utmost point power supply electromotive force cycle and X utmost point power supply electromotive force cycle is not overlapping each other.

Description

The driving method of plasma display panel (PDP)
Prioity claim
The application with reference to, in conjunction with on November 29th, 2003 the application number of Korea S Department of Intellectual Property application be NO.2003-86064 " driving method of plasma display panel " by name in preceding application and require the right of priority of this application of producing for 119 times at 35U.S.C.
Technical field
The present invention relates to the driving method of a kind of plasma display panel (PDP), more specifically, relate to a kind of PDP driving method that high frequency continues structure overlapping time that has, wherein utilize said structure, the lasting pulse that is provided to each the X utmost point and the Y utmost point overlapped mutually in the discharge cycle of keeping, and can adjust the time cycle that overlaps, so that emission efficiency improves and the discharge cycle of holding time reduces.
Background technology
In three-electrode surface discharge PDP, address electrode lines A R1, A G1..., A GmAnd A Bm, dielectric layer, Y electrode wires Y 1..., and Y n, X electrode wires X 1..., X n, phosphor powder layer, dividing wall, and as the magnesium oxide layer of protective seam, all between the glass substrate of the front and back of surface-discharge PDP.
Address electrode lines A R1, A G1..., A GmAnd A BmFront side in the back glass substrate forms in a predefined manner.The whole surface-coated of following dielectric layer is in address electrode lines A R1, A G1..., A GmAnd A BmThe front portion.Dividing wall is formed at down the front side of dielectric layer and is parallel to address electrode lines A R1, A G1..., A GmAnd A BmDividing wall isolates a region of discharge at each display unit, and prevents the optical crosstalk between the display unit.Phosphor powder layer is formed between the dividing wall.
X electrode wires X 1..., X nWith Y electrode wires Y 1..., and Y nBe formed at the rear side of front glass substrate in a predefined manner, thereby be orthogonal to address electrode lines A R1, A G1..., A GmAnd A BmRespective display unit is formed at X electrode wires X 1..., X nWith Y electrode wires Y 1..., and Y nThe point of crossing.Form each X electrode wires X like this 1..., X nWith each Y electrode wires Y 1..., and Y nSo that by transparent conductive material, such as indium tin oxide target (ITO) or be used to improve the metal electrode lines of electric conductivity, the transparent electrode lines of making mutually combines.Dielectric layer before forming like this so that the whole surface-coated of preceding dielectric layer at X electrode wires X 1..., X nWith Y electrode wires Y 1..., and Y nRear side.Be used to protect PDP1 to avoid the protective seam of highfield, for example, a magnesium oxide layer forms, like this so that the whole surface of this magnesium oxide layer spreads upon the rear side of upper dielectric layer.The air seal of using when forming plasma is in discharge space.
Disclosed a kind of address display separation (ADS) method of utilizing the driving PDP1 of above-mentioned common structure among the United States Patent (USP) NO.5541618.
The device that is used to drive PDP comprises image processor, logic controller, address driver, X driver, Y driver.Image processor converts the external analog picture signal to digital signal, and produces the internal image signal, for example, and 8 redness (R), green (G) and blue (B) view data, clock signal, vertical and horizontal-drive signal.Logic controller produces drive control signal S in response to the internal image signal of image processor generation A, S YAnd S X
Drive control signal S A, S YAnd S XBe input to address driver, X driver, Y driver respectively, thereby produce drive signal, and the drive signal that is produced is input to electrode wires.
In other words, address driver is by handling the drive control signal S that is produced by logic controller A, S YAnd S XIn address signal SA produce display data signal, and this display data signal is offered address electrode lines.The X driver is handled the drive control signal S that is produced by logic controller A, S YAnd S XIn X utmost point drive control signal S XProduce display data signal, and with this X utmost point drive control signal S XOffer the X electrode wires.The Y driver is handled the drive control signal S that is produced by logic controller 22 A, S YAnd S XIn Y utmost point drive control signal S Y, and with this Y utmost point drive control signal S XOffer the Y electrode wires.
In driving the method for PDP, unit frame be divided into eight son SF1 ..., and SF8, thereby the time of having realized divide gray level display.In addition, each height field SF1 ..., and SF8 be divided into again reset (reset) cycle R1 ..., and R8, address cycle A1 ..., and A8, and discharge keep cycle S1 ..., and S8.
The direct direct proportion of the brightness of PDP in the discharge of unit frame keep cycle S1 ..., and the time span of S8.The discharge keep cycle S1 ..., and the time span of S8 be 255T (T is the unit interval).The discharge that time corresponding to 2n is set to n the son SFn Sn that holds time.Like this, be used for showing, thereby realize 256 grades gray level display that wherein this gray level display of 256 grades is included in any son zero gray level display that does not all show from suitable son field of eight sons selection.
In above-mentioned PDP, A R1, A G1..., A GmAnd A BmProvide each address electrode lines (A R1, A G1..., A GmAnd A Bm) drive signal, X 1..., X nExpression is provided to X electrode wires (X 1..., X n) drive signal, and reference marker Y 1..., and Y nExpression is provided to each Y electrode wires (Y 1..., and Y n) drive signal.
The cycle of reseting PR at a unit SF at first, is provided to X electrode wires X 1..., X nVoltage from ground voltage V GIncrease continuously the second voltage V S, for example, up to 155V.Here, ground voltage V GBe provided to Y electrode wires Y 1..., and Y nAnd address electrode lines A R1, A G1..., A GmAnd A Bm
Be provided to Y electrode wires Y 1..., and Y nVoltage from the second voltage V S, for example, 155V increases continuously maximum voltage V SET+ V S, it is than the second voltage V SIncreased a tertiary voltage V SET, for example be, up to 355V.Ground voltage V GBe provided to X electrode wires X 1..., X nAnd address electrode lines A R1, A G1..., A GmAnd A Bm
When being provided to X electrode wires X 1..., X nVoltage remain on the second voltage V SThe time, be provided to Y electrode wires Y 1..., and Y nVoltage will be from the second voltage V SBe decreased to ground voltage V continuously GGround voltage V GBe provided to address electrode lines A R1, A G1..., A GmAnd A Bm
Like this, in address cycle PA subsequently, display data signal is provided to address electrode lines, ground voltage V GScanning impulse be provided to Y electrode wires Y in proper order 1..., and Y n, this ground voltage is biased and is lower than the second voltage V SThe 4th voltage V SCANThereby, realized addressing smoothly.In the time will selecting a discharge cell, be provided to each address electrode lines A R1, A G1..., A GmAnd A BmDisplay data signal have a positive polarity address voltage V A, and when not selecting this discharge cell, display data signal has ground voltage V GLike this, when having positive polarity address voltage V ADisplay data signal be provided to selected address electrode lines and A BMThe time, and as ground voltage V GScanning impulse be provided to Y electrode wires Y 1..., and Y nThe time, form the wall discharge by the address discharge at corresponding discharge cell, do not form the wall discharge at non-corresponding discharge cell.For more effectively realizing address discharge, the second voltage V more accurately SBe provided to X electrode wires X 1..., X n
Keep cycle PS in discharge subsequently, the second voltage V SDemonstration continue pulse and alternately be provided to all Y electrode wires Y 1..., and Y nWith X electrode wires X 1..., X nThis discharge that is used for continuing demonstration occurs in wall discharges the display unit that forms in corresponding addressing period PA.
In the cycle is kept in discharge, based on the reference potential V of each height field G, the pulse of keeping that voltage VS is kept in the discharge of predetermined number alternately is provided to all Y electrode wires Y 1..., and Y nWith X electrode wires X 1..., X nEach is kept pulse and comprises rise time Tr according to the time, and T holds time s, fall time T f, and quiescent interval T gRise time Tr and fall time T fThe rising and the fall time of taking from discharge respectively and recovering electric energy, T holds time sTake from discharge and keep voltage V STime, and quiescent interval T gTake from and keep reference potential V GTime.
Time of keeping pulse was approximately for 4-5 μ seconds, and rise time Tr and fall time T fAll be approximately 0.3-0.5 μ second.Keep pulse and alternately also be provided to each Y electrode wires Y continuously 1..., and Y nWith X electrode wires X 1..., X nThereby keeping pulse can be not overlapped, and the electromotive force period T of X utmost point power supply XThe T that holds time sElectromotive force period T with the power supply of the Y utmost point yThe T that holds time sCan be not overlapped.
Owing to be provided to each X electrode wires X 1..., X nWith Y electrode wires Y 1..., and Y nVoltage difference V Y-XAnd wall voltage V w, in the cycle is kept in discharge, produce continuous discharge.In other words, as Y-X voltage difference V Y-XAnd wall voltage V wWhen bigger, begin discharge than the startup sparking voltage.
Yet, X utmost point power supply electromotive force period T XQuiescent interval T gWith Y utmost point power supply electromotive force period T yQuiescent interval T gNot overlapped, the time that continues the display cycle can be long, wherein continue predetermined number in the display cycle the pulse of keeping be provided to all X electrode wires X 1..., X nWith Y electrode wires Y 1..., and Y n, this will cause limiting high-speed driving.In other words, in this method that drives PDP, be 4-5 μ second when the discharge cycle of keeping, frequency is kept in the discharge that can obtain the 200-250 KHz.In addition because energy recovery circuit is used to increase the energy efficiency of driving circuit, each rise time Tr and fall time T fIn all need a discharge that is approximately 0.3-0.5 μ second to keep the cycle.Therefore, be difficult to implement to surpass the lasting driving of 300 hertz frequencies.
Summary of the invention
The invention provides a kind of driving method that high frequency is kept the plasma display panel of structure (PDP) overlapping time that has, wherein utilize said structure, the lasting pulse that is provided to each the X utmost point and the Y utmost point overlapped mutually in the discharge cycle of keeping, and can adjust the overlapping time span, thereby make emission efficiency improve and the discharge length of holding time reduces.
According to an aspect of the present invention, the driving method of a kind of plasma display panel (PDP) is provided, this method comprises: address electrode lines relate to keep electrode wires to and overlapped zone, discharge cell is set, wherein, keep electrode wires centering at this, on perpendicular to the direction of this substrate, alternately be provided with in X electrode wires between a pair of relative substrate and Y electrode wires; And divide gray level display a plurality of sons are provided for the time of in each frame of display cycle, carrying out, each in this a plurality of sons comprises the cycle of reseting, the cycle is kept in address cycle and discharge; Wherein, keep the cycle in discharge, based on the lasting pulse of second potential voltage of first potential voltage according to Y utmost point power supply electromotive force cycle and X utmost point power supply electromotive force cycle and be provided to each Y electrode wires and X electrode wires respectively; Wherein each Y utmost point power supply electromotive force cycle and X utmost point power supply electromotive force cycle comprise the rise time that rises to second potential voltage from first potential voltage, keep holding time of second potential voltage, drop to the fall time of third level voltage from second potential voltage; Wherein keep the interval time of first potential voltage, and the interval time in the interval time in Y utmost point power supply electromotive force cycle and X utmost point power supply electromotive force cycle is not overlapping each other.
In Y utmost point power supply electromotive force cycle and X utmost point power supply electromotive force cycle two cycles, holding time, it is long to can be compared to interval time most.
The Y utmost point power supply electromotive force cycle preferably has the identical time cycle with the X utmost point power supply electromotive force cycle.
In the Y utmost point power supply rising cycle of electromotive force in the cycle, continue the cycle, decline cycle, in the gap periods each is preferably in and the X utmost point power supply rising cycle of electromotive force in the cycle, continues the cycle, decline cycle, each in the gap periods provided in the time interval equally.
Y utmost point power supply electromotive force rising cycle and at least one in the decline cycle in the cycle of X utmost point power supply electromotive force in the cycle, best and Y utmost point power supply electromotive force decline cycle and at least one in the rising cycle in the cycle of X utmost point power supply electromotive force in the cycle provides simultaneously.
According to another aspect of the present invention, a kind of driving method of plasma display panel is provided, this method comprises: address electrode lines relate to keep electrode wires to and overlapped zone, discharge cell is set, wherein, keep electrode wires centering at this, on perpendicular to the direction of this substrate, alternately be provided with in X electrode wires between a pair of relative substrate and Y electrode wires; And divide gray level display a plurality of sons are provided for the time of in each frame of display cycle, carrying out, each in this a plurality of sons comprises the cycle of reseting, the cycle is kept in address cycle and discharge; Wherein, keep the cycle in discharge, based on the lasting pulse of second potential voltage of first potential voltage according to Y utmost point power supply electromotive force cycle and X utmost point power supply electromotive force cycle and be provided to each Y electrode wires and X electrode wires respectively; Wherein each Y utmost point power supply electromotive force cycle and X utmost point power supply electromotive force cycle comprise the rise time that rises to second potential voltage from first potential voltage, keep holding time of second potential voltage, drop to the fall time of third level voltage from second potential voltage; Rise time in each Y utmost point power supply electromotive force cycle and X utmost point power supply electromotive force cycle wherein, fall time and hold time overlapping each other.
The overlapped time of holding time in Y utmost point power supply electromotive force cycle and X utmost point power supply electromotive force cycle can be compared to the rise time most and fall time all long.
Duration can be compared to most each Y utmost point power supply electromotive force cycle and X utmost point power supply electromotive force all long the interval time in the cycle.
The Y utmost point power supply electromotive force cycle preferably has the identical time cycle with the X utmost point power supply electromotive force cycle.
According to the present invention, the discharge cycle of holding time has reduced, and continues to drive thereby can implement high frequency, and uses enough driving times so that emission efficiency increases.
Description of drawings
The embodiment of the detailed description by with reference to the accompanying drawings, above-mentioned and other aspects of the present invention, it is more obvious that advantage all will become.Wherein:
Fig. 1 is the perspective internal view of the structure of three-electrode surface discharge PDP;
Fig. 2 is the calcspar that is used for driving the device of Fig. 1 PDP;
Fig. 3 is the sequential chart that is used for driving the method for Fig. 1 PDP;
Fig. 4 is the sequential chart that is provided to the drive signal of the electrode wires of PDP among Fig. 1 in son field, the unit of Fig. 3;
Fig. 5 is the X utmost point power supply electromotive force and the Y utmost point power supply electromotive force of drive signal among Fig. 4, and the sequential chart of the Y in discharge sustain cycle-X electrode potential difference;
Fig. 6 is the skeleton view of peripheral plasma discharge PDP according to an embodiment of the invention, in this embodiment, implements according to PDP driving method of the present invention;
Fig. 7 is the sequential chart of PDP driving method according to an embodiment of the invention;
Fig. 8 is the X utmost point power supply electromotive force and the Y utmost point power supply electromotive force of drive signal among Fig. 7, and the sequential chart of the Y in discharge sustain cycle-X electrode potential difference;
Fig. 9 and 10 is views of the driving method of plasma display panel in accordance with another embodiment of the present invention, and they are the X utmost point power supply electromotive force and the Y utmost point power supply electromotive force of drive signal in the key diagram 7, and the sequential chart of the Y in discharge sustain cycle-X electrode potential difference;
Figure 11 is in the PDP of Fig. 7 to 10 driving method, keeps the curve map of the emission efficiency of pulsed frequency about discharge; And
Figure 12 is in the PDP of Fig. 7 to 10 driving method, keeps the curve map of the power consumption of pulsed frequency about discharge.
Embodiment
Fig. 1 is the inside configuration skeleton view of three-electrode surface discharge PDP.With reference to Fig. 1, address electrode lines A R1, A G1..., A GmAnd A Bm, dielectric layer 11 and 15, Y electrode wires Y 1..., and Y n, X electrode wires X 1..., X n, phosphor powder layer 16, dividing wall 17, and as the magnesium oxide layer 12 of protective seam, all between the glass substrate of the front and back of surface-discharge PDP.
Address electrode lines A R1, A G1..., A GmAnd A BmFront side in back glass substrate 13 forms in a predefined manner.The whole surface-coated of following dielectric layer 15 is in address electrode lines A R1, A G1..., A GmAnd A BmThe front portion.Dividing wall 17 is formed at down the front side of dielectric layer 15 and is parallel to address electrode lines A R1, A G1..., A GmAnd A BmDividing wall 17 isolates a region of discharge at each display unit, and prevents the optical crosstalk between the display unit.Phosphor powder layer 16 is formed between the dividing wall.
X electrode wires X 1..., X nWith Y electrode wires Y 1..., and Y nBe formed at the rear side of front glass substrate 10 in a predefined manner, thereby be orthogonal to address electrode lines A R1, A G1..., A GmAnd A BmRespective display unit is formed at X electrode wires X 1..., X nWith Y electrode wires Y 1..., and Y nThe point of crossing.Each X electrode wires X 1..., X nWith each Y electrode wires Y 1..., and Y nForm like this, so that by transparent conductive material, such as indium tin oxide target (ITO) or be used to improve the metal electrode lines of electric conductivity, the transparent electrode lines of making mutually combines.Preceding dielectric layer 11 forms like this, so that the whole surface-coated of preceding dielectric layer 11 is at X electrode wires X 1..., X nWith Y electrode wires Y 1..., and Y nRear side.Be used to the protective seam 12 of protecting PDP1 to avoid highfield, for example, a magnesium oxide layer forms like this, that is, make the whole surface-coated of this magnesium oxide layer 12 at the rear side of upper dielectric layer 11.The air seal of using when forming plasma is in discharge space 14.
Disclosed a kind of address display separation (ADS) method of utilizing the driving PDP1 of above-mentioned common structure among the United States Patent (USP) NO.5541618.
Fig. 2 is the calcspar that is used for driving the device of Fig. 1 PDP1.With reference to figure 2, the device 2 that is used to drive PDP1 comprises image processor 26, logic controller 22, address driver 23, X driver 24, Y driver 25.Image processor 26 converts the external analog picture signal to digital signal, and produces the internal image signal, for example, and 8 redness (R), green (G) and blue (B) view data, clock signal, vertical and horizontal-drive signal.Logic controller 22 produces drive control signal S in response to the internal image signal of image processor 26 generations A, S YAnd S X
Drive control signal S A, S YAnd S XBe input to address driver 23, X driver 24, Y driver 25 respectively, thereby produce drive signal, and the drive signal that is produced is applied to electrode wires.
In other words, address driver 23 is by handling the drive control signal S that is produced by logic controller 22 A, S YAnd S XIn address signal SA produce display data signal, and this display data signal is offered address electrode lines.X driver 24 is handled the drive control signal S that is produced by logic controller 22 A, S YAnd S XIn X utmost point drive control signal S X, and with this X utmost point drive control signal S XOffer the X electrode wires.Y driver 25 is handled the drive control signal S that is produced by logic controller 22 A, S YAnd S XIn Y utmost point drive control signal S Y, and with this Y utmost point drive control signal S YOffer the Y electrode wires.
Fig. 3 is the sequential chart that is used for driving the method for Fig. 1 PDP, with reference to 3, one unit frame of figure be divided into eight son SF1 ..., and SF8, thereby the time of having realized divide gray level display.In addition, each height field SF1 ..., and SF8 be divided into again reset cycle R1 ..., and R8, address cycle A1 ..., and A8, and discharge keep cycle S1 ..., and S8.
The direct direct proportion of the brightness of PDP in the discharge of unit frame keep cycle S1 ..., and the time span of S8.The discharge keep cycle S1 ..., and the time span of S8 be 255T (T is the unit interval).The discharge that is set to a n son SFn corresponding to time of the 2n Sn that holds time.Like this, be used for showing, thereby realize 256 grades gray level display that wherein this gray level display of 256 grades is included in any son zero gray level display that does not all show from suitable son field of eight sons selection.
Fig. 4 is the sequential chart that is provided to the drive signal of the electrode wires of PDP among Fig. 1 in son field, the unit of Fig. 3.In Fig. 4, reference marker S AR1A BMExpression is provided to each address electrode lines (A R1, A G1..., A GmAnd A Bm) drive signal, reference marker S X1..., X nExpression is provided to the X electrode wires (X among Fig. 1 1..., X n) drive signal, and reference marker Y 1..., and Y nExpression is provided to each Y electrode wires (Y among Fig. 1 1..., and Y n) drive signal.
With reference to Fig. 4, the cycle of the reseting PR at a unit SF at first, is provided to X electrode wires X 1..., X nVoltage from ground voltage V GIncrease continuously the second voltage V S, for example, up to 155V.Here, ground voltage V GBe provided to Y electrode wires Y 1..., and Y nAnd address electrode lines A R1, A G1..., A GmAnd A Bm
Be provided to Y electrode wires Y 1..., and Y nVoltage from the second voltage V S, for example, 155V increases continuously maximum voltage V SET+ V S, it is than the second voltage V SIncreased a tertiary voltage V SET, for example be, up to 355V.Ground voltage V GBe provided to X electrode wires X 1..., X nAnd address electrode lines A R1, A G1..., A GmAnd A Bm
When being provided to X electrode wires X 1..., X nVoltage remain on the second voltage V SThe time, be provided to Y electrode wires Y 1..., and Y nVoltage will be from the second voltage V SBe decreased to ground voltage V continuously GGround voltage V GBe provided to address electrode lines A R1, A G1..., A GmAnd A Bm
Like this, in address cycle PA subsequently, display data signal is provided to address electrode lines, ground voltage V GScanning impulse be provided to Y electrode wires Y in proper order 1..., and Y n, this ground voltage is biased one and is lower than the second voltage V SThe 4th voltage V SCANThereby, realized addressing smoothly.In the time will selecting a discharge cell, be provided to each address electrode lines A R1, A G1..., A GmAnd A BmDisplay data signal have a positive polarity address voltage V A, and when not selecting this discharge cell, display data signal has ground voltage V GLike this, when having positive polarity address voltage V ADisplay data signal be provided to selected address electrode lines and A BMThe time, and as ground voltage V GScanning impulse be provided to Y electrode wires Y 1..., and Y nThe time, form wall discharge (wall charge) by the address discharge at corresponding discharge cell, do not form the wall discharge at non-corresponding discharge cell.For more effectively realizing address discharge, the second voltage V more accurately SBe provided to X electrode wires X 1..., X n
Keep cycle PS in discharge subsequently, the second voltage V SDemonstration continue pulse and alternately be provided to all Y electrode wires Y 1..., and Y nWith X electrode wires X 1..., X nThis discharge that is used for continuing demonstration occurs in the display unit that the wall electric charge forms in corresponding addressing period PA.
Fig. 5 is the X utmost point power supply electromotive force and the Y utmost point power supply electromotive force of drive signal among Fig. 4, and the sequential chart of the Y in discharge sustain cycle-X electrode potential difference.With reference to Fig. 5, in the cycle was kept in discharge, the pulse of keeping that voltage VS is kept in the discharge of predetermined number alternately was provided to each X electrode wires X 1..., X nWith Y electrode wires Y 1..., and Y nWith, it is based on the reference voltage V of each height field GEach is kept pulse and comprises rise time Tr according to the time, and T holds time s, fall time T f, and quiescent interval T gRise time Tr and fall time T fThe rising and the fall time of taking from charging respectively and recovering electric energy, T holds time sTake from and keeping discharge and keep voltage V STime, and quiescent interval T gTake from and keep reference voltage V GTime.
Time of keeping pulse was approximately for 4-5 μ seconds, and rise time Tr and fall time T fAll be approximately 0.3-0.5 μ second.As shown in Figure 5, keep pulse and alternately also be provided to each X electrode wires X continuously 1..., X nWith Y electrode wires Y 1..., and Y nThereby keeping pulse can be not overlapped, and X utmost point power supply electromotive force (X supplied electrical-potential) period T XThe T that holds time sWith Y utmost point power supply electromotive force period T yThe T that holds time sCan be not overlapped.
Owing to be provided to each X electrode wires X 1..., X nWith Y electrode wires Y 1..., and Y nVoltage difference V Y-XAnd wall voltage V w, in the cycle is kept in discharge, produce discharge and keep.In other words, as Y-X voltage difference V Y-XAnd wall voltage V wWhen bigger, begin discharge than the startup sparking voltage.
Yet, as X utmost point power-up period T XQuiescent interval T gWith Y utmost point power-up period T yQuiescent interval T gWhen not overlapped, the time that continues the display cycle can be long, wherein is provided to all X electrode wires X in the pulse of keeping that continues predetermined number in the display cycle 1..., X nWith Y electrode wires Y 1..., and Y n, this will cause limiting high-speed driving.In other words, in this method that drives PDP, be 4-5 μ second when the discharge cycle of keeping, frequency is kept in the discharge that can obtain the 200-250 KHz.In addition because energy recovery circuit is used to increase the energy efficiency of driving circuit, each rise time Tr and fall time T fIn all need a discharge that is approximately 0.3-0.5 μ second to keep the cycle.Therefore, be difficult to implement to surpass the lasting driving of 300 hertz frequencies.
Fig. 6 is the skeleton view of peripheral plasma discharge PDP according to an embodiment of the invention, in this embodiment, implements according to PDP driving method of the present invention.
With reference to Fig. 6, plasma display panel 200 comprises a pair of relative substrate, and both are separated from each other and reach a predetermined gap, for example, and front substrate 201 and rear portion substrate 202.
Form the sidewall of a plurality of discharge spaces 220, for example, dividing wall 205 is positioned between front substrate 201 and the rear portion substrate 202 in a predefined manner.Dividing wall 205 can have multiple shape, for example, the closo dividing wall, such as the pancake formula, matrix form, or leg-of-mutton, and the open-type dividing wall, such as the striped formula, as long as dividing wall 205 forms multiple discharge space 220.In addition, the cross section of the discharge space 220 of closo dividing wall 205 can be circle or ellipse or polygon, such as triangle or pentagon or square.
These sidewalls 205 are the parts that form a plurality of discharge spaces, but also are below with the sparking electrode 206 of explanation and 207 installation basis.Therefore, dividing wall 205 can form the shape that sparking electrode 206 and 207 wherein have been installed, therefore discharge beginning and dispersion.For example, the side surface 205a of dividing wall 205 can be with direction or the direction extension to tilt with respect to the direction perpendicular to front substrate 201 in a side perpendicular to front substrate 201.In addition, the part of side surface 205a can be extended with the direction at lopsidedness, and remainder is the upwardly extending curved surface in side that tilts at opposite side.
By forming dividing wall 205 in this manner with multiple shape, sparking electrode 206 and 207 is arranged on the side surface 205a of dividing wall 205 with multiple shape and mode, thereby according to the multiple discharging surface that is formed by sparking electrode 206 and 207, discharge begins in many ways and disperses.Address electrode 203 is formed on the back substrate 202 in a predefined manner, for example, and with the form of striped.Address electrode 203 is not restricted to the shape of striped, but has multiple difformity according to the shape of discharge space 220.
Address electrode 203 can be arranged on as in the embodiment of the invention on the rear portion substrate 202, but the present invention is not restricted to this.Address electrode 203 can also be arranged on other suitable positions, for example, and forwardly on the substrate 201 or on dividing wall 205.In addition, according to the present invention, address electrode 203 can also omit, because by two sparking electrodes 206 and 207 suitably are set, for example, by two sparking electrodes 206 and 207 are arranged in a crossed manner, even there is not address electrode 220, still the voltage of the discharge space that the guiding discharge of selecting can be begun is applied between two sparking electrodes 206 and 207.
Rear portion dielectric layer 204 is formed on the rear portion substrate 202 with overlay address electrode 220.In the present embodiment, rear portion dielectric layer 204 is shown an element.Yet according to the present invention, rear portion dielectric layer 204 can omit.In addition, in the present embodiment, dividing wall 205 is installed on the rear portion dielectric layer 204, but the present invention is not restricted to this.Divider wall 205 can also be installed on the rear portion substrate 202, and address electrode 220 and rear portion dielectric layer 204 can be installed on the rear portion substrate 202 between the divider wall 205 in proper order.
As shown in Figure 6, cause the electrode of discharge in discharge space 220, for example, X electrode 207 and Y electrode 206 are formed on the dividing wall 205.In the present embodiment, X electrode 207 and Y electrode 206 are formed on the dividing wall 205.According to the present invention, X electrode 207 can be different shapes with Y electrode 206, is installed in different positions, as long as can produce surface-discharge on the side surface that forms discharge space 220.For example, as shown in Figure 6, each X electrode 207 and Y electrode 206 can be formed at the form of annular on the side surface 205a of dividing wall 205 dividing wall 205 around.
In this manner, formed the gap between X electrode 207 and the Y electrode 206, thus discharge beginning and dispersion.Yet the gap between X electrode 207 and the Y electrode 206 is preferably as much as possible little, thereby can implement low-voltage driving.In the present embodiment, X electrode 207 and Y electrode 206 form annular, but the present invention is not restricted to this, and they can have multiple difformity.
For example, wide as much as possible thereby the discharging surface at place takes place in discharge for X electrode 207 and Y electrode 206 are set, the Y electrode 206 with annular be arranged on the top of X electrode 207 with annular and below, X electrode 207 is arranged between the Y electrode 206.In addition, Y electrode 206 can oppositely be provided with.X electrode 207 and Y electrode 206 are set in this way, and the discharging surface at discharge generation place is pressed the longitudinal extension of discharge space 220.For reducing to be applied to the address voltage between address electrode 203 and the Y electrode 206, Y electrode 206 can just, be provided with near rear portion substrate 202 near address electrode 203.
In addition, X electrode 207 and Y electrode 206 can be installed by this way, thereby make relatively part with the direction setting perpendicular to substrate, for example, on the side surface of discharge space 220 perpendicular to front substrate 201.In other words, X electrode 207 is with on the side surface that vertically is arranged on discharge space 220, Y electrode 206 be arranged on 207 two sides of X electrode with predetermined gap and and X electrode 207 be close to, thereby the relative part of X electrode 207 and Y electrode 206 is perpendicular to front substrate 201.Each sparking electrode 207 and 206 setting that on two adjacent side of discharge space 220, is mutually symmetrical.
Because sparking electrode 206 and 207 has said structure, discharge is extended along the circumferencial direction of discharge space 220.In addition, sparking electrode 206 and 207 can form multiple shape and be formed on a plurality of positions.X electrode 207 and Y electrode 206 can form by several different methods, for example, print blasting treatment, or deposition.X electrode 207 and Y electrode 206 can be deposited on the dividing wall 205.
X electrode 207 and Y electrode 206 can mutually insulateds, for example, and by the side surface dielectric layer 208 between X electrode 207 and Y electrode 206.In addition, side surface dielectric layer 208 can be formed on the dividing wall 205, thereby covers X electrode 207 and Y electrode 206.Similar, the Y electrode 206 that all is provided with at each discharge space 220 can interconnect.
Magnesium oxide layer can be formed on the side surface dielectric layer 208 with protection side surface dielectric layer 208.Phosphor powder layer 210, thus its be excited to launch visible light in the ultraviolet ray that discharge gas produces, this layer 210 is arranged in the discharge space 220 that is formed by side surface dielectric layer 208, rear portion dielectric layer 204, front substrate 201.Phosphor powder layer 210 can be formed on any position in the discharge space 220.Yet, consider visible light transmittance, phosphor powder layer 210 can be formed on the bottom of discharge space 220, and this part is towards back substrate 202, thus the basal surface of covering discharge space 220 and the bottom of side surface.
Discharge gas, such as neon, xenon, perhaps both mixed gass are sealed in the discharge space 220.According to the present invention, region of discharge is extended, and the quantity of plasma increases, thereby low voltage drive can be implemented.Therefore, even the xenon of using high concentration also can be implemented low voltage drive, thereby significantly increase emission efficiency as discharge gas.Because this advantage, the problem that is difficult to carry out low voltage drive in the time of can solving xenon when use high concentration in traditional plasma display panel as discharge gas is readily solved.
The upper opening part of discharge space 220 is sealed by front substrate 201.Therefore, in the substrate 201, the bus electrode of sparking electrode or indium tin oxide target (ITO) can not appear forwardly, and dielectric layer, wherein dielectric layer is formed on the front substrate covering sparking electrode or bus electrode, and they appear on the front substrate in traditional PDP.Like this, the numerical value of front substrate 201 (mumerical) perforate increases greatly, and visible light transmittance increases greatly, increases number up to 90%, thereby can implement low voltage drive to obtain emission maximum efficient.Front substrate 201 can be made by transparent material, such as, glass.
Fig. 7 is the sequential chart of PDP driving method according to an embodiment of the invention.Fig. 8 is the X utmost point power supply electromotive force and the Y utmost point power supply electromotive force of drive signal among Fig. 7, and the Y in discharge sustain cycle-different sequential chart of X electrode potential.With reference to Fig. 7 and 8, in the method that drives PDP, at address electrode lines (A R1, A G1..., A GmAnd A Bm) at keep electrode wires to and overlapped zone forms discharge cell, wherein, keep electrode wires centering, the X electrode wires (X among Fig. 1 between a pair of relative substrate at this 1..., X n) and the Y electrode wires (Y among Fig. 1 1..., and Y n) on perpendicular to the direction of this substrate, alternately be provided with.Be used for a plurality of son SFs that the time divides gray level display and be present in each frame as the display cycle, each height field SFs comprises and resets cycle PR, address cycle PA, and cycle PS is kept in discharge.
Present embodiment has illustrated the situation of using address display separation (ADS) method among Fig. 3 and 4.Yet, X utmost point power supply electromotive force period T in discharge sustain cycle PS XQuiescent interval T gWith Y utmost point power supply electromotive force period T yQuiescent interval T gTemporary transient not overlapped plasma displaying-board driving method is applicable as other driving methods, such as, address time showing (AWD) method or address show hybrid driving method or the like.
Keep among the cycle PS in discharge, based on the first potential voltage V GThe lasting pulse of the second potential voltage VS according to Y utmost point power supply electromotive force period T yWith X utmost point power supply electromotive force period T XAnd be provided to each Y electrode wires Y respectively 1..., and Y nWith X electrode wires X 1..., X nEach Y utmost point power supply electromotive force period T yWith X utmost point power supply electromotive force period T XComprise from the first potential voltage V GRise to the second potential voltage V SRise time T r, keep the second potential voltage V SThe T that holds time s, from the second potential voltage V SDrop to the first potential voltage V GT fall time fWherein keep the first potential voltage V GT interval time G
Y utmost point power supply electromotive force period T yQuiescent interval T gWith X utmost point power supply electromotive force period T XQuiescent interval T gNot overlapping each other in time.In other words, be provided to each Y electrode wires Y 1..., and Y nWith X electrode wires X 1..., X nWaveform be to comprise Y utmost point power supply electromotive force period T yWith X utmost point power supply electromotive force period T XThe T that holds time sThe waveform of overlapped part.Therefore, be provided to each Y electrode wires Y 1..., and Y nWith X electrode wires X 1..., X nWaveform be to continue high frequency overlapping time waveform, the wherein period T of each lasting pulse PShorten the corresponding increase of the frequency of each lasting pulse.Because this waveform, the time that discharge was kept between the cycle shortens, and discharge frequency increases, thereby utilizes the space discharge during discharge is kept, and the emission efficiency increase, as shown in figure 11.
In addition, in the lasting driving method according to present embodiment, than the conventional ADS driving method, discharge is held time and has been shortened, and resets cycle PR or address cycle PA thereby the more time is assigned to.In other words, the degree of freedom of driving time has increased, and lasting driving method is used in high definition (HD) single sweep method, utilizes this single sweep method, and the address time just seems not enough in the driving method in the prior art.
Each Y utmost point power supply electromotive force period T yWith X utmost point power supply electromotive force period T XComprise rise time Tr, T holds time s, fall time T f, and quiescent interval T gIn rise time Tr, the voltage supply is from the first potential voltage V GRise to the second potential voltage V SAt the T that holds time sIn, the voltage supply remains on the second potential voltage V SAt T fall time fIn, the voltage supply is from the second potential voltage V SDrop to the first potential voltage V GAt quiescent interval T gIn, the voltage supply remains on the first potential voltage V GIn this case, the first potential voltage V GBe ground voltage level, and the second potential voltage V SCan be 155V, for example, the same with the lasting driving method of tradition.
In this case, there is a Y utmost point power supply electromotive force period T yWith X utmost point power supply electromotive force period T XT overlapping time 0This overlapping time T 0Can comprise rise time Tr, fall time T f, T holds time sA part.This overlapping time T 0Can than rise time Tr shown in Figure 10 or fall time T fShort.
In addition, Fig. 8 shows the T that holds time sA part be included in T overlapping time 0Interior situation.Yet as shown in Figures 9 and 10, T holds time sCan be from T overlapping time 0The middle omission.As shown in figure 10, Y utmost point power supply electromotive force period T yRise time Tr and X utmost point power supply electromotive force period T XT fall time fIn at least one can distinguish simultaneously in conjunction with Y utmost point power supply electromotive force period T yT fall time fWith X utmost point power supply electromotive force period T XRise time Tr at least one and provide.
T holds time SCan be than quiescent interval T gLong, thus Y utmost point power supply electromotive force period T yQuiescent interval T gWith X utmost point power supply electromotive force period T XQuiescent interval T gNot overlapped, and rise time Tr, fall time T f, T holds time sA part be included in T overlapping time 0In.
The same with the conventional ADS driving method, Y utmost point power supply electromotive force period T yWith X utmost point power supply electromotive force period T XCan have the identical cycle.In addition, at the rise time Tr of Y utmost point power supply electromotive force in the cycle, T holds time s, fall time T f, and quiescent interval T gIn each, be preferably in and the rise time Tr of X utmost point power supply electromotive force in the cycle, T holds time s, fall time T f, and quiescent interval T gIn each the same time interval in provide.
Each Y utmost point power supply electromotive force period T yWith X utmost point power supply electromotive force period T XCan be less than 3s.In each Y utmost point power supply electromotive force period T yWith X utmost point power supply electromotive force period T XIn, T holds time SThan quiescent interval T gLong, and the waveform that is provided is overlapped.Therefore, each Y utmost point power supply electromotive force period T yWith X utmost point power supply electromotive force period T XCan reduce manyly than the conventional ADS driving method.Particularly, quiescent interval T gCan reduce manyly.This will cause Y utmost point power supply electromotive force period T yWith X utmost point power supply electromotive force period T XReduce, thereby the frequency that pulse is kept in discharge is increased to and is higher than 333 KHz.
As shown in figure 11, the frequency of keeping pulse when discharge is 200 between 500kHz the time, and emission efficiency is linear to be increased.Therefore, Y utmost point power supply electromotive force period T yWith X utmost point power supply electromotive force period T XCan be than 2.s height, just, discharging the frequency of keeping pulse can be less than 500 KHz.
Owing to be provided to each X electrode wires X 1..., X nWith Y electrode wires Y 1..., and Y nVoltage difference V Y-XAnd wall voltage V w, produce discharge and keep.In other words, as Y-X voltage difference V Y-XAnd wall voltage V wWhen bigger, begin discharge than the startup sparking voltage.
Therefore, in the present embodiment, when Y utmost point power supply electromotive force period T yWith X utmost point power supply electromotive force period T XThe T that holds time SWith quiescent interval T gWhen overlapped, begin discharge.Voltage potential difference can comprise the ascent stage from the negative voltage potential to the earthing potential, the section of keeping of earthing potential, ascent stage from earthing potential to the positive voltage current potential, the positive voltage current potential section of keeping, descending branch from the positive voltage current potential to earthing potential, the section of keeping of earthing potential, the descending branch from the earthing potential to the negative voltage potential, and the section of keeping of negative voltage potential.In this embodiment, degree of tilt and the earthing potential section of keeping can be according to each Y utmost point power supply electromotive force period T yWith X utmost point power supply electromotive force period T XOverlapped degree and changing.
Positive potential is kept the latter end that discharge occurs in the ascent stage from earthing potential to the positive voltage current potential, and negative potential is kept the latter end that discharge occurs in the descending branch from the earthing potential to the negative voltage potential.
Fig. 9 and 10 is views of PDP driving method according to other embodiments of the invention, and they are the X utmost point power supply electromotive force cycle and the Y utmost point power supply electromotive force cycle of drive signal in the key diagram 7, and the sequential chart of the extremely electric difference of the Y-X in discharge sustain cycle.With reference to Fig. 9 and 10, at the address electrode lines (A among Fig. 1 R1, A G1..., A GmAnd A Bm) at keep electrode wires to and overlapped zone forms discharge cell, wherein, the X electrode wires (X among Fig. 1 between a pair of relative substrate 1..., X n) and the Y electrode wires (Y among Fig. 1 1..., and Y n) on perpendicular to the direction of this substrate, alternately be provided with.In the method, be used for a plurality of son SFs that the time divides gray level display and be present in each frame as the display cycle, each height field SFs comprises and resets cycle PR, address cycle PA, and cycle PS is kept in discharge.
Keep among the cycle PS in discharge, based on the first potential voltage V GThe lasting pulse of the second potential voltage VS according to Y utmost point power supply electromotive force period T yWith X utmost point power supply electromotive force period T XAnd be provided to each Y electrode wires Y respectively 1..., and Y nWith X electrode wires X 1..., X nEach Y utmost point power supply electromotive force period T yWith X utmost point power supply electromotive force period T XComprise rise time T r, T holds time s, fall time T fAnd interval time T G
In rise time Tr, the voltage supply is from the first potential voltage V GRise to the second potential voltage V SAt the T that holds time sIn, the voltage supply remains on the second potential voltage V SAt T fall time fIn, the voltage supply is from the second potential voltage V SDrop to the first potential voltage V GAt quiescent interval T gIn, the voltage supply remains on the first potential voltage V G
Y utmost point power supply electromotive force period T yQuiescent interval T gWith X utmost point power supply electromotive force period T XQuiescent interval T gNot overlapped.
Fig. 9 and 10 embodiment are similar to the embodiment among Fig. 8.In Fig. 9, with Y utmost point power supply electromotive force period T yT fall time fBe made as and follow X utmost point power supply electromotive force period T closely XRise time Tr after, the earthing potential sustained segment can be from Y-X electrode potential difference V like this Y-XOmit, these are different with Fig. 8.
In the embodiment of Figure 10, Y utmost point power supply electromotive force period T yRise time Tr and X utmost point power supply electromotive force period T XT fall time fProvide simultaneously, thereby, Y-X electrode potential difference V Y-XDegree of tilt will increase, Y-X electrode potential difference V will appear Y-XThe quick section that increases.
Yet, continuing in the method overlapping time according to high frequency of the present invention, if Y utmost point power supply electromotive force period T yWith X utmost point power supply electromotive force period T XAll the same under each situation, keep to discharge into the lasting pulsed discharge period T that next positive potential is kept discharge from a positive potential PBe the same, only changed to keep and discharge into negative potential and keep discharge and keep and discharge into the length that positive potential is kept discharge from negative potential from positive potential.
Figure 11 is in the PDP of Fig. 7 to 10 driving method, keeps the curve map of the emission efficiency of pulsed frequency about discharge.Figure 12 is in the PDP of Fig. 7 to 10 driving method, keeps the curve map of the power consumption of pulsed frequency about discharge.
With reference to Figure 11, in PDP driving method according to the present invention, be provided to each Y electrode wires Y 1..., and Y nWith X electrode wires X 1..., X nWaveform be to continue high frequency overlapping time waveform, the wherein period T of each lasting pulse PShorten, the frequency that continues pulse increases, thereby utilizes the space discharge during discharge is kept, and the corresponding increase of emission efficiency.Because this waveform, the time of keeping between the cycle in discharge shortens, and discharge frequency increases, thereby utilizes space charge and increased emission efficiency during discharge is kept, as shown in figure 11.Yet the frequency that emission efficiency is only kept pulse in discharge is that 200 kilo hertzs to 500 kilo hertzs zone increases so that higher rate is linear.Therefore, consider the restriction of the frequency that increasing discharges keeps pulse and increase the difficulty that the frequency of pulse is kept in discharge, can provide the discharge in X utmost point power supply electromotive force cycle and Y utmost point power supply electromotive force cycle to keep pulse, thereby the frequency of keeping pulse of discharging is 200 kilo hertzs to 500 kilo hertzs.
In addition, as shown in figure 12, along with the increase of emission efficiency, power consumption has also increased.
As mentioned above, in PDP driving method according to the present invention, it is overlapped in the cycle is kept in discharge that pulse is kept in the discharge that is provided to each Y electrode wires and X electrode wires, adjust overlapping time and be higher than 300 kilo hertzs so that the frequency of pulse is kept in discharge, and the rise time and the fall time that needn't increase charging and recover, and the time of keeping discharge also reduced.
In addition, having reduced discharge in a drive cycle holds time the cycle, and implement discharge by the lasting pulse with equal number and keep, extended thereby driving time can be assigned to the time of the cycle of reseting or address cycle, thereby realized identical brightness.
In addition, the emission efficiency of plasm display device has increased, and power consumption has reduced.
The present invention is specifically illustrated and has been illustrated that with reference to embodiment those skilled in the art can understand, and can make multiple modification in form and details under the situation that does not break away from the defined the spirit and scope of the present invention of appended claims.

Claims (6)

1. the driving method of a plasma display panel, this method comprises:
Address electrode lines keep relatively electrode wires to and overlapped zone is provided with discharge cell, wherein, keep electrode wires centering at this, X electrode wires and Y electrode wires between a pair of relative substrate are separatedly installed on the direction perpendicular to this substrate; And
Provide a plurality of sons field for carry out time division gray level display in each frame of display cycle, each in this a plurality of sons field comprises the cycle of reseting, and the cycle is kept in address cycle and discharge;
Wherein, keep the cycle in discharge, based on the lasting pulse of second potential voltage of first potential voltage according to Y utmost point power supply electromotive force cycle and X utmost point power supply electromotive force cycle and be provided to each Y electrode wires and X electrode wires respectively;
Wherein each Y utmost point power supply electromotive force cycle and X utmost point power supply electromotive force cycle comprise the rise time that rises to second potential voltage from first potential voltage, keep holding time of second potential voltage, drop to the fall time of third level voltage from second potential voltage; And,
Wherein keep the interval time of first potential voltage, and the interval time in the interval time in Y utmost point power supply electromotive force cycle and X utmost point power supply electromotive force cycle is not overlapping each other in time;
Wherein each of X utmost point power supply electromotive force cycle is held time and each of Y utmost point power supply electromotive force cycle is held time overlapping each other in time.
2. the method for claim 1, wherein in Y utmost point power supply electromotive force cycle and X utmost point power supply electromotive force cycle two cycles, it is longer than interval time to hold time.
3. the method for claim 1, wherein the Y utmost point power supply electromotive force cycle has the identical time cycle with the X utmost point power supply electromotive force cycle.
4. method as claimed in claim 3, wherein in the Y utmost point power supply rise time of electromotive force in the cycle, hold time, fall time, in interval time each powering the rise time of electromotive force in the cycle with the X utmost point, is held time, fall time, each in interval time provides in identical time interval.
5. the method for claim 1, wherein fall time and Y utmost point power supply electromotive force the rise time in cycle of X utmost point power supply electromotive force in the cycle provides simultaneously.
6. the method for claim 1, wherein overlapped time ratio rise time and fall time of Y utmost point power supply electromotive force cycle and X utmost point power supply electromotive force cycle is all long.
CNB2004100973515A 2003-11-29 2004-11-29 The driving method of plasma display panel (PDP) Expired - Fee Related CN100538785C (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
KR20030086064 2003-11-29
KR1020030086064A KR100625992B1 (en) 2003-11-29 2003-11-29 Driving method of plasma display panel

Publications (2)

Publication Number Publication Date
CN1622159A CN1622159A (en) 2005-06-01
CN100538785C true CN100538785C (en) 2009-09-09

Family

ID=34698372

Family Applications (1)

Application Number Title Priority Date Filing Date
CNB2004100973515A Expired - Fee Related CN100538785C (en) 2003-11-29 2004-11-29 The driving method of plasma display panel (PDP)

Country Status (4)

Country Link
US (1) US20050140581A1 (en)
JP (1) JP4124764B2 (en)
KR (1) KR100625992B1 (en)
CN (1) CN100538785C (en)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100603321B1 (en) * 2003-11-29 2006-07-20 삼성에스디아이 주식회사 High frequency overlapped time control driving method of plasma display panel
KR100560506B1 (en) * 2004-10-15 2006-03-14 삼성에스디아이 주식회사 Driving method of plasma display panel
KR100726661B1 (en) * 2005-09-28 2007-06-13 엘지전자 주식회사 Plasma Display Apparatus
KR100830460B1 (en) * 2005-10-20 2008-05-20 엘지전자 주식회사 Apparatus and method of driving plasma display panel
KR100811474B1 (en) * 2006-10-27 2008-03-07 엘지전자 주식회사 Plasma display apparatus
KR100816190B1 (en) * 2006-11-22 2008-03-21 삼성에스디아이 주식회사 Plasma display and driving method thereof
KR20090045634A (en) 2007-11-02 2009-05-08 삼성에스디아이 주식회사 Plasma display, and driving method thereof
CN101719348B (en) * 2008-12-24 2012-05-09 四川虹欧显示器件有限公司 Drive method for plasma display
CN101777305B (en) * 2010-01-06 2012-10-03 四川虹视显示技术有限公司 AMOLED driving device and method capable of eliminating afterimage of image
CN110049728A (en) * 2016-12-13 2019-07-23 蝴蝶网络有限公司 Acoustic lens and its application

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3259253B2 (en) * 1990-11-28 2002-02-25 富士通株式会社 Gray scale driving method and gray scale driving apparatus for flat display device
US6097357A (en) * 1990-11-28 2000-08-01 Fujitsu Limited Full color surface discharge type plasma display device
EP0549275B1 (en) * 1991-12-20 1997-05-28 Fujitsu Limited Method and apparatus for driving display panel
DE69318196T2 (en) * 1992-01-28 1998-08-27 Fujitsu Ltd Plasma discharge type color display device
JP3025598B2 (en) * 1993-04-30 2000-03-27 富士通株式会社 Display driving device and display driving method
JP2891280B2 (en) * 1993-12-10 1999-05-17 富士通株式会社 Driving device and driving method for flat display device
JP3163563B2 (en) * 1995-08-25 2001-05-08 富士通株式会社 Surface discharge type plasma display panel and manufacturing method thereof
JP3633761B2 (en) * 1997-04-30 2005-03-30 パイオニア株式会社 Driving device for plasma display panel
KR100277300B1 (en) * 1997-12-31 2001-01-15 황기웅 Power recovery drive circuit of AC plasma display
JP3424587B2 (en) * 1998-06-18 2003-07-07 富士通株式会社 Driving method of plasma display panel
KR20000073134A (en) * 1999-05-06 2000-12-05 황기웅 A method for driving a PDP
KR100603321B1 (en) * 2003-11-29 2006-07-20 삼성에스디아이 주식회사 High frequency overlapped time control driving method of plasma display panel

Also Published As

Publication number Publication date
KR20050052200A (en) 2005-06-02
JP2005165313A (en) 2005-06-23
KR100625992B1 (en) 2006-09-20
CN1622159A (en) 2005-06-01
US20050140581A1 (en) 2005-06-30
JP4124764B2 (en) 2008-07-23

Similar Documents

Publication Publication Date Title
JP4410161B2 (en) Driving method of plasma display panel
JP2001013913A (en) Discharge display device and its drive method
CN100538785C (en) The driving method of plasma display panel (PDP)
US6169527B1 (en) Interlace plasma display apparatus partly shading display lines
EP1752951A1 (en) Method of driving plasma display panel and plasma display apparatus driven using the method
KR100603321B1 (en) High frequency overlapped time control driving method of plasma display panel
KR100544125B1 (en) Display panel improved on electrode structure
KR100708692B1 (en) Apparatus of driving plasma display panel
KR100615253B1 (en) Driving method of plasma display panel
KR100581934B1 (en) Plasma display panel
US20070103417A1 (en) Discharge display having three electrodes formed in a partition-wall plate of the display
KR100647616B1 (en) Driving method of plasma display panel
KR100793061B1 (en) Plasma display apparatus and driving method thereof
KR100659091B1 (en) Discharge display apparatus wherein 2 electrodes are formed in partition-wall plate
KR100615195B1 (en) Driving method of plasma display panel
KR100637176B1 (en) Plasma display panel
KR100615252B1 (en) Plasma display panel
CN100476917C (en) Driving method of opposite-discharge type plasma panel display
KR100637175B1 (en) Plasma display panel
US8410693B2 (en) Plasma display panel
CN1912967A (en) Method of driving plasma display panel and plasma display device driven using the method
EP2051232A1 (en) Plasma display panel driving method and plasma display device
KR20080062325A (en) Plasma display panel
KR20080058797A (en) Plasma display panel
JP2011159522A (en) Plasma display device

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
C17 Cessation of patent right
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20090909

Termination date: 20091229