CN100498625C - Control system for satellite antenna motion - Google Patents

Control system for satellite antenna motion Download PDF

Info

Publication number
CN100498625C
CN100498625C CNB2007101199671A CN200710119967A CN100498625C CN 100498625 C CN100498625 C CN 100498625C CN B2007101199671 A CNB2007101199671 A CN B2007101199671A CN 200710119967 A CN200710119967 A CN 200710119967A CN 100498625 C CN100498625 C CN 100498625C
Authority
CN
China
Prior art keywords
circuit
signal
control
chip
output
Prior art date
Application number
CNB2007101199671A
Other languages
Chinese (zh)
Other versions
CN101109961A (en
Inventor
刘刚
房建成
刘建章
韩邦成
李光军
王志强
Original Assignee
北京航空航天大学
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 北京航空航天大学 filed Critical 北京航空航天大学
Priority to CNB2007101199671A priority Critical patent/CN100498625C/en
Publication of CN101109961A publication Critical patent/CN101109961A/en
Application granted granted Critical
Publication of CN100498625C publication Critical patent/CN100498625C/en

Links

Abstract

A satellite antenna kinetic control system comprises a system setting circuit, a main control unit, a drive and power circuit, a current sensing circuit, a angular position sensing circuit, a rotate speed sensing circuit and a actuator. The main control unit mainly includes a DSP chip and a FPGA chip. The utility model effectively improves the pointing accuracy and the dynamic tracking performance and decreases the cubic capacity and the power consumption of the control system, so as to provide the significant value for the application in the field of the satellite antenna pointing control system.

Description

A kind of control system for satellite antenna motion

Technical field

The present invention relates to the digital servo control system field, be used for the driver part that high precision such as satellite antenna, small size, low-power consumption are pointed to control executing mechanism.

Background technology

The current servo system is generally and has degenerative closed-loop control system, also can use open loop to control under some occasion and realize its function.Control system for satellite antenna motion is a kind of typical servo-drive system, and it can be according to the requirement of input signal, in real time, accurately the controlled microwave antenna is the essential precondition of antenna communication according to certain orbiting motion or high-precisionly be positioned at certain a bit.

Correlative study data both domestic and external shows that conventional satellite antenna movement digital control system uses low-speed processing equipment such as single-chip microcomputer, embedded computer as main control unit more.These systems or sample frequency are lower, processing speed is not enough, low precision or equipment volume, power consumption are bigger.

Part has used DSP separately as main control unit than the new antenna kinetic control system at present, and the typical case is applied as the C2000 series DSP of TI company.This type systematic has been realized highly integrated control system, and power consumption is lower, has reached and has controlled effect preferably.When not excessive control system has been used than complicated control method (as vector control method), relate to much complex computing (as coordinate transform, trigonometric function operation etc.).C2000 series is fixed DSP, can not satisfy the demand that complex calculation is handled floating data.At this moment the sacrificial section of having to operational precision, thus limited the overall system control accuracy.

Ring response speed in the dynamic property of many ring control laws largely depends on.Electric current loop has the greatest impact concerning servo-drive system.So the sample frequency of electric current loop must be higher.The C2000 series DSP is simultaneously integrated width modulation (PWM) output module, AD sampling module; dsp chip is born all work such as data sampling and control thereof, pre-service, steering logic computing, the output of PWM waveform, executive system protection logic simultaneously; operand is very big, and the DSP arithmetic capability is proposed very high request.Limited at present systematic sampling frequency and overall controlled frequency, also limited the application of complicated steering logic, this is this type of structural system control accuracy and the limited main cause of response performance.

Summary of the invention

The technical matters that the present invention solves is: overcome the deficiencies in the prior art, a kind of high operational precision, high sampling and controlled frequency, good dynamic response performance, volume is less, power consumption the is lower servo-control system that is used for satellite aerial directing mechanism are provided.

Technical solution of the present invention: control system for satellite antenna motion; its main control unit comprises dsp chip and fpga chip; dsp chip is born the whole steering logic computings of system; fpga chip is born tasks such as signals collecting and control thereof, data pre-service, pwm signal generate, executive system protection logic in the high-speed parallel mode, give full play to the advantage that DSP carries out complex calculation, FPGA parallel processing.

Specifically comprise: system's given circuit, main control unit, driving and power circuit, current detection circuit, angular position detection circuit, speed detect circuit, topworks, main control unit mainly comprises dsp chip and fpga chip, wherein:

Dsp chip is used for carrying out whole steering logics in system, comprising: the given signal in system angle position of receiving system given circuit output; Receive electric current, position, angle and the speed feedback signal of fpga chip output; In conjunction with described given signal and described feedback signal, calculate space vector pulse width modulation SVPWM waveform control signal through principle of vector control, export to fpga chip;

Fpga chip, in system, finish signals collecting and control thereof, the generation of SVPWM signal and output thereof and system protection function, comprise: according to default sample frequency, Control current testing circuit, angular position detection circuit, speed detect circuit are sampled, and receive the three-phase current detection signal of its output, thick smart two-way angle position detection signal, rotary speed detecting signal respectively; Through error correction logic, generate rotor angle position feed back signal by thick smart two-way angle position detection signal; Electric current, position, angle and speed feedback signal are sent into dsp chip; The SVPWM waveform control signal of reception dsp chip output generates the SVPWM waveform that three-phase six tunnel adds dead bands, and the isolated drive circuit in driving and the power circuit, the conducting of MOSFET power circuit in controlling and driving and the power circuit are sent in output; According to the system protection logic, the generation system guard signal.

Principle of the present invention is: signals collecting and the control thereof that task is a system is born in the system master unit, promptly according to the modulus conversion chip in predefined sampling time trigger current testing circuit, angular position detection circuit, the speed detect circuit motor three-phase current, rotor angle location, rotor speed is sampled; The data pre-service, i.e. the thick smart two-way angle position detection signal of timesharing acceptance angle position detecting circuit output is handled generation angle position feed back signal through error correction logic; The steering logic computing is promptly used vector control method that motor is carried out position, speed, electric current three closed loops and is controlled in real time; Pwm signal generates, and promptly requires to generate the respective switch state according to vector; Executive system protection logic, the output protection signaling protection system is not damaged when abnormal conditions such as overcurrent, short circuit promptly occurring in system.

The present invention's advantage compared with prior art is:

(1) the present invention adopts DSP to carry out the system control logic computing, and control modes such as traditional relatively single-chip microcomputer, embedded computer have higher arithmetic speed and precision, higher system controlled frequency, smaller volume and power consumption.

(2) with respect to single DSP control system, native system is because dsp chip is exclusively used in the calculating of steering logic, and algorithm execution speed is higher; Adopt Floating-point DSP, operational precision is higher; Use FPGA to carry out high-speed sampling, have higher sample frequency and overall system controlled frequency, thereby improved system's control accuracy.

(3) use fpga chip as SVPWM waveform generating circuit, modulus conversion chip controller, power model controller, carry out the data pre-service, realize the system protection function.The Highgrade integration system that makes keeps lower power consumption, smaller size smaller.

(4) therefore the fpga chip among the present invention can generate non-centrosymmetrical SVPWM waveform owing to adopted logic working process shown in Figure 8, thereby it is convenient that hardware is realized, has reduced system and has realized cost.

Description of drawings

Fig. 1 is a control system theory diagram of the present invention;

Fig. 2 is the main control unit theory diagram of Fig. 1;

Fig. 3 is driving circuit and the MOSFET power circuit theory diagram (is example mutually with A) of Fig. 1;

Fig. 4 is the current detection circuit theory diagram (is example with single-phase) of Fig. 1;

Fig. 5 is the angular position detection circuit theory diagram of Fig. 1;

Fig. 6 is the velocity checking circuits theory diagram of Fig. 1;

Fig. 7 is a system control logic schematic diagram of the present invention;

Fig. 8 is SVPWM waveform generation logical diagram (is example mutually with A) in the FPGA of the present invention;

Fig. 9 is a DSP main program flow chart of the present invention;

Figure 10 is a FPGA main program flow chart of the present invention.

Embodiment

As shown in Figure 1, the present invention mainly is made up of constant direct current source circuit 1, system's given circuit 2, main control unit 3, driving and power circuit 4, current detection circuit 5, angular position detection circuit 6, speed detect circuit 7, topworks 8, and wherein constant direct current source circuit 1 provides+5V voltage to system's given circuit 2, main control unit 3; Isolated drive circuit 41, current detection circuit 5, angular position detection circuit 6, speed detect circuit 7 in driving and power circuit 4 provide ± 15V voltage; MOSFET power circuit 42 in driving and power circuit 4 provides voltage stabilizing direct current+28V power supply; System's given circuit 2 provides 16 parallactic angle positions given signal, sends into main control unit 3; Current detection circuit 5 sampling MOSFET power circuits 42 output three-phase currents generate the three-phase current detection signal, send into main control unit 3, generate the current detection voltage signal simultaneously, send into to drive and power circuit 4; Angular position detection circuit 6 detects the rotor angle location of servomotor in the current topworks 8, generates thick smart two-way angle position feed back signal, sends into main control unit 3; Angular position detection circuit 6 generates speed voltage signal simultaneously, sends into speed detect circuit 7; Speed detect circuit 7 detects speed voltage signal, generates rotary speed detecting signal, sends into main control unit 3.Main control unit 3 according to principle of vector control and three closed-loop controls rule, generates corresponding SVPWM waveform according to position, angle, rotating speed, the given signal of three-phase current detection signal and system sent into.The SVPWM waveform of output is sent into and is driven and power circuit 4, output predetermined voltage current waveform, drive motor servo operation.Topworks 8 adopts permanent synchronous servo motor, and the rotating speed output of servomotor is wherein carried out accurate tracking or location through big retarding than precision drive mechanism driven antenna.

As shown in Figure 2, main control unit 3 comprises dsp chip 31, fpga chip 32, and FLASH chip 33 extends out RAM chip 34, EPROM configuring chip 35, wherein:

As signal picker, fpga chip 32 carries out following work: sample by 5 pairs of three-phase currents of current sample control signal Control current testing circuit, read the three-phase 12 digit current detection signals of its output,, send into dsp chip 31 as the three-phase current feedback signal; Sample by angle 6 pairs of rotor angle locations of position sampling control signal pilot angle position detecting circuit, the thick smart two-way angle position detection signal of its output is read in timesharing, carrying out weights handles, promptly the data of knowing a little about are expanded into the multiple of rotating ratio, be proficient in track data and the treated data of knowing a little about are carried out the combination and the error correction of data more together, obtain 19 precision angles of rotor position feed back signal, send into dsp chip 31; Sample by 7 pairs of speed voltage signal of rotating speed sampling control signal control speed detect circuit, read 12 rotary speed detecting signals of its output,, send into dsp chip 31 as speed feedback signal.

As the control arithmetical unit, dsp chip 31 receives the given signal in position, motor angle from system's given circuit 2; When sending interrupt request, carries out fpga chip 32 interrupt response program acceptance angle position, rotating speed, current feedback signal; According to steering logic, carry out system's control computing in conjunction with given signal and feedback signal, computing finishes and generates the SVPWM control signal, sends into fpga chip 32.

As the PWM waveform generator, the SVPWM control signal that dsp chip 31 of fpga chip 32 each PWM cyclic pollings reception sends generates corresponding SVPWM waveform, and sends into driving and power circuit 4, finishes motor-driven.

For finishing system protection, fpga chip 32 coupling systems protection logic is judged according to current detection signal, and output protection signal when abnormal conditions such as system's overcurrent, short circuit makes the MOSFET pipe all turn-off 10ms, protection system; During current sample, control A/D chip finishes in every phase current commutation, current value is sampled to electric current after steadily again.

FLASH chip 33 is used for the procedure stores of dsp chip 31; Extending out RAM chip 34 provides and extends out the 512K storage space, satisfies the computing needs; EPROM configuring chip 35 provides the configuration information of fpga chip 32.

Dsp chip of the present invention is TMS320VC33-150PGE; Fpga chip is SPARTAN XCS40.

As shown in Figure 3, driving and power circuit 4 comprise isolated drive circuit 41, MOSFET power circuit 42, high speed photo coupling buffer circuit 43, wherein (this figure is an example with A mutually):

High speed photo coupling buffer circuit 43 receives the SVPWM waveform that governor circuit 3 sends, and it is sent into the IN port (the upper and lower bridge arm control end is respectively HIN1, LIN1) of isolated drive circuit 41, the port of triggering up and down HO1, the LO1 output mos FET power tube on off state of control isolated drive circuit 41, thereby drive the turn-on and turn-off of A phase upper and lower bridge arm, with output predetermined voltage current waveform, drive motor servo operation.Isolated drive circuit 41 is finished overcurrent, short-circuit protection function from current detection circuit 5 received current detectable voltage signals, and protection system can not damaged because of abnormality such as overcurrent, short circuits.

As shown in Figure 4, current detection circuit 5 comprises: current transformer 51, and amplitude modulation, biasing, filtering circuit 52, AD conversion chip 53, filtering, bleeder circuit 54, wherein (this figure is example with single-phase):

The phase current of 51 pairs of MOSFET power circuits of current transformer 42 output detects, and through amplitude modulation, biasing filtering circuit 52, after 53 samplings of AD conversion chip, generates 12 precision current detection signals, sends into main control unit 3.AD conversion chip sampling is controlled by the current sample control signal of fpga chip 32 outputs, to miss electric current commutation issuable peak current constantly, treats that current value tends to be steady to sample, to improve control accuracy again.

The output of filtering, bleeder circuit 54 received current mutual inductors 51 generates the current detection voltage signal, sends into isolated drive circuit 41 and finishes overcurrent protection function.

As shown in Figure 5, angular position detection circuit is made up of two speed resolver 61, shaft-position encoder RDC circuit 62, sinusoidal excitation source circuit 63, wherein:

Sinusoidal excitation source circuit 63 provides sinusoidal excitation signal for two speed resolver 61, sends into the former limit of rotary transformer, by secondary output two-way orthogonal signal, sends sinusoidal excitation source circuit 63 back to, constitutes the genlocing closed loop, guarantees that sinusoidal excitation signal is stable.

Two speed resolver 61 detects servo motor rotor output angle position, export thick smart two-way sine, cosine signal, send into RDC circuit 62, RDC circuit 62 is finished the two-way angle and is resolved, generate thick smart two-way angle position detection signal, according to angle position sampling control signal, main control unit 3 is sent in timesharing; Generate speed voltage signal simultaneously, send into speed detect circuit 6.

As shown in Figure 6, speed detect circuit comprises: amplitude modulation, biasing, filtering circuit 61, and AD conversion chip 62, wherein:

The speed voltage signal that angular position detection circuit 5 is sent into generates the rotary speed detecting signal of 12 precision through the modulation of amplitude modulation, biasing, filtering circuit 61, the sampling of AD conversion chip 62, sends into main control unit 3.The rotating speed sampling control signal that AD conversion chip 62 is sent into according to main control unit 3 has the fixing 1ms sampling period.

System control logic is as shown in Figure 7 all finished by TMS320VC33 type dsp chip.Control system adopts position, rotating speed, electric current three closed loop configuration can satisfy the requirement that Dynamic High-accuracy is followed the tracks of or located.The position adjustments link adopts PI control, guarantees system accuracy; The speed governing loop adopts P control, guarantees dynamic performance and system stability; The Current Regulation link adopts P control, the anti-load disturbance ability of assurance system.

Angular transducer generates angle position feed back signal θ rSpeed calculation link formation speed feedback signal ω rCurrent sensor generates three-phase current feedback value i A, i B, i C,, generate two-way feedback signal i under electric current d, the q coordinate system through ABC phase/dq phase coordinates transform part d, i q

The given signal in position, angle With position feed back signal θ rRelatively, error delta θ rThrough angle position adjustments link, the given signal of output speed The velocity setting signal With feedback speed signal ω rRelatively, error delta ω rThrough the given signal of speed governing loop output current q axle component Speed feedback signal ω rGenerate the given signal of electric current d axle component through the function generator link The given signal of electric current With current feedback signal i d, i qRelatively, generate current error signal Δ i d, Δ i qΔ i d, Δ i qThrough the Current Regulation link, it is given to generate the dq phase voltage It is given to generate α β phase voltage through Park inverse transformation link Send into SVPWM and generate link, generate the SVPWM waveform, the drive motor operation.

As shown in Figure 8, logic generates non-centrosymmetrical PWM waveform shown in the FPGA warp.The high-low level conversion for once of the every phase of non-centrosymmetry waveform, and change constantly and modulate by the pulsewidth time of input, by the different pulsewidth time modulation output SVPWM waveform of three-phase.Monophasic waveform in the form of single PWM in the cycle is: dead band, high conducting, dead band, low conducting.FPGA produces the PWM waveform logic and mainly comprises three parts, and part 81, pulse-width controlled part 82 take place in last brachium pontis dead band, and part 83, wherein (this figure is an example with A mutually) are taken place in following brachium pontis dead band:

In the PWM cycle, the pulse-width controlled time is sent into by the PWMact mouth.Brachium pontis trigger end PWMah should export high level, following brachium pontis trigger end PWMal output low level on pulsewidth is in the time; Pulsewidth time mistake, then going up brachium pontis trigger end PWMah should output low level, brachium pontis trigger end PWMal output high level down.

PWM zero hour in cycle, part 81 takes place in last brachium pontis dead band promptly starts working, and is used for adding Dead Time before last brachium pontis conducting.Be specially first counter automatic clear and the forward counting, first comparand register is sent in output; First pulse width register is stored Dead Time and is kept output by the Q end, sends into first comparand register; First comparand register compares count value and Dead Time.If less than dead band value, then exporting by follow-up not sum and logic, count value make brachium pontis trigger end PWMah be output as low; Generation part 81 quits work if count value, then goes up the brachium pontis dead band greater than dead band value, and follow-up not sum and logic make brachium pontis trigger end PWMah be output as height, arrive until the pulsewidth time.

PWM zero hour in cycle, pulse-width controlled part 82 is promptly started working, and is used for moment of arriving in the pulsewidth time, impels upper and lower bridge arm output anti-phase, promptly goes up the brachium pontis output low level, and following brachium pontis is exported high level.Second pulse width register is wherein stored the pulsewidth time and is kept output by the Q end, sends into first comparand register; Second counter O reset and forward counting, second comparand register is sent in output; Second comparand register compared pulsewidth time and count value.The pulsewidth time impels PWMah output high level, makes the PWMal output low level less than the Q end output high level of, first trigger; The pulsewidth time arrives, both opposite states.

Last brachium pontis is anti-phase promptly to be output as when hanging down, and part 83 takes place in following brachium pontis dead band promptly starts working, and is used for adding Dead Time before following brachium pontis is output as high level.Be specially the 3rd pulse width register storage Dead Time wherein, the 3rd counter is subjected to zero clearing of brachium pontis signal controlling and forward counting, and the output count value is sent into the 3rd comparand register; The 3rd pulse width register storage Dead Time, and, send into the 3rd comparand register by Q end maintenance output; The 3rd comparand register compares count value and Dead Time.If less than dead band value, then exporting by follow-up not sum and logic, count value make down brachium pontis trigger end PWMah be output as low; If count value is greater than dead band value, then descend brachium pontis dead band generation part 83 to quit work, follow-up not sum and logic make down brachium pontis trigger end PWMah be output as height, arrive cycle length until PWM.

Three part combined action results are that in the PWM cycle, upper and lower bridge arm all turn-offs; Through Dead Time, last brachium pontis conducting; After the pulsewidth time arrived, last brachium pontis turn-offed, and following brachium pontis is treated conducting; Dead Time is brachium pontis conducting down to the back.The adding of the two sections Dead Times system that makes does not have straight-through phenomenon and takes place.

As shown in Figure 9, DSP with initialization of variable, forbids the output of PWM waveform after system powers on, open interruption, detects by the PIO mouth whether system's operating instruction is arranged, if no operating instruction does not then stop to detect.After receiving operating instruction, the PID of system computing parameter is set, removes PWM and block, enter main circulating program.Main circulating program is not received interrupt request, and then according to the default control time, the given information of update system is also carried out system's control computing, will have the switch interrupts action to guarantee that whole calculating process is interference-free in this process.After receiving interrupt request, carry out corresponding Interrupt Process subroutine, read feedback quantities such as position, angle, rotating speed, electric current, upgrade register information and wait until control computing use, return.Both do not had interrupt request, then do not carried out a blank operation operation time again to controlling.

As shown in figure 10, FPGA reads the configuration information in the configuring chip after system powers on, and receives out pwm signal and removes the PWM blockade afterwards, enters the concurrent working pattern.Have four processes.First process is used for current feedback, and the default current sample time arrives, and then to the sampling of three-phase current detection value, as the three-phase current feedback value, sends interrupt request to DSP, sends the three-phase current feedback signal.Second process is used for the rotating speed sampling, and the default rotating speed sampling time arrives, and then to the sampling of rotating speed detected value, generates the speed feedback value, sends into DSP by interrupt mode.The 3rd process is used for the angle position sampling, and the sampling time arrives, and then thick smart two-way angle position detection signal is read in timesharing, generates 19 precision angle position feed back signals according to error correction logic, sends into DSP by interrupt mode.The 4th process is used for the PWM waveform and generates, each PWM cycle, read the SVPWM control signal of DSP output, and coupling system protection logic is exported after generating asymmetric SVPWM waveform or system protection signal.

Claims (7)

1, a kind of control system for satellite antenna motion, it is characterized in that: comprise system's given circuit (2), main control unit (3), driving and power circuit (4), current detection circuit (5), angular position detection circuit (6), speed detect circuit (7), topworks (8), main control unit (3) mainly comprises dsp chip (31) and fpga chip (32), wherein:
Dsp chip (31) is used for carrying out whole steering logics in system, comprising: the given signal in system angle position of receiving system given circuit (2) output; Receive electric current, position, angle and the speed feedback signal of fpga chip (32) output; In conjunction with described given signal and described feedback signal, calculate space vector pulse width modulation SVPWM waveform control signal through principle of vector control, export to fpga chip (32);
Fpga chip (32), in system, finish signals collecting and control thereof, the generation of SVPWM signal and output thereof and system protection function, comprise: according to default sample frequency, Control current testing circuit (5), angular position detection circuit (6), speed detect circuit (7) are sampled, and receive the three-phase current detection signal of its output, thick smart two-way angle position detection signal, rotary speed detecting signal respectively; Through error correction logic, generate rotor angle position feed back signal by thick smart two-way angle position detection signal; Electric current, position, angle and speed feedback signal are sent into dsp chip (31); Receive the SVPWM waveform control signal of dsp chip (31) output, according to the waveform formation logic, generate the SVPWM waveform that three-phase six tunnel adds the dead band, the isolated drive circuit (41) in driving and the power circuit (4), the conducting of the MOSFET power circuit (42) in controlling and driving and the power circuit (4) are sent in output; According to the system protection logic, when overcurrent, short circuit abnormal conditions occurring in system, the output system guard signal.
2, control system for satellite antenna motion according to claim 1 is characterized in that: also comprise constant direct current source circuit (1), provide+5V voltage to system's given circuit (2), main control unit (3); Isolated drive circuit (41), current detection circuit (5), angular position detection circuit (6) and speed detect circuit (7) in driving and power circuit (4) provide ± 15V voltage; MOSFET power circuit (42) in driving and power circuit (4) provides voltage stabilizing direct current+28V power supply.
3, control system for satellite antenna motion according to claim 1 and 2, it is characterized in that: described fpga chip (32) transmits feedback signal through interrupt mode to dsp chip (31), receive control signal in the cyclic polling mode, fpga chip (32) and dsp chip (31) two chips parallel workings.
4, control system for satellite antenna motion according to claim 1 and 2 is characterized in that: described main control unit (3) also comprises: FLASH chip (33) is used for the procedure stores of dsp chip (31); What extend out that RAM chip (34) provides dsp chip (31) extends out the 512K storage space, satisfies the computing needs; EPROM configuring chip (35) provides the configuration information of fpga chip (32).
5, control system for satellite antenna motion according to claim 1, it is characterized in that: described fpga chip (32) generates non-centrosymmetrical PWM waveform, corresponding waveform formation logic comprises that part (81), pulse-width controlled part (82) take place in the brachium pontis dead band, part (83) takes place in following brachium pontis dead band, and above-mentioned three parts order are respectively finished brachium pontis shutoff in adding dead band waveform, the control before last brachium pontis conducting, added three functions of dead band waveform before the brachium pontis conducting down.
6, control system for satellite antenna motion according to claim 1 is characterized in that: described dsp chip (31) is a TI company's T MS320VC3X series.
7, control system for satellite antenna motion according to claim 1 is characterized in that: described fpga chip (32) is the SPARTAN series of XILINX company.
CNB2007101199671A 2007-08-06 2007-08-06 Control system for satellite antenna motion CN100498625C (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CNB2007101199671A CN100498625C (en) 2007-08-06 2007-08-06 Control system for satellite antenna motion

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CNB2007101199671A CN100498625C (en) 2007-08-06 2007-08-06 Control system for satellite antenna motion

Publications (2)

Publication Number Publication Date
CN101109961A CN101109961A (en) 2008-01-23
CN100498625C true CN100498625C (en) 2009-06-10

Family

ID=39042057

Family Applications (1)

Application Number Title Priority Date Filing Date
CNB2007101199671A CN100498625C (en) 2007-08-06 2007-08-06 Control system for satellite antenna motion

Country Status (1)

Country Link
CN (1) CN100498625C (en)

Families Citing this family (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101876699B (en) * 2009-04-30 2012-12-12 中国科学院空间科学与应用研究中心 Control system and control method of satellite-borne microwave radiometer
CN101924274B (en) * 2009-06-11 2013-04-10 宇沃德有限公司 Automatic satellite tracking antenna system for receiving circular polarized wave
CN101739013B (en) * 2009-12-22 2011-07-27 北京航空航天大学 Digital control system for satellite aerial directing mechanism
CN101738332B (en) * 2009-12-31 2011-03-30 哈尔滨工业大学 State information acquiring device of small satellite executing mechanism
CN102403938B (en) * 2011-12-14 2013-07-17 兰州交通大学 Decoding device and method for rotary transformer based on single FPGA (Field Programmable Gate Array)
CN102629847B (en) * 2012-03-29 2014-08-20 西安理工大学 Asynchronous motor pure electronic speed feedback method
CN102969949A (en) * 2012-10-31 2013-03-13 中国科学院长春光学精密机械与物理研究所 Servo controller of high-precision permanent magnet synchronous motor
CN104635092A (en) * 2015-02-26 2015-05-20 北京精密机电控制设备研究所 Detection device and detection method for electromechanical servo system
CN105846743B (en) * 2016-03-25 2018-10-30 武汉市汉诺优电控有限责任公司 A kind of the corner control method and control system of brushless motor
CN107346935B (en) * 2016-05-06 2020-09-08 孙燕英 Multi-phase SVPWM signal generator
CN106130427B (en) * 2016-07-08 2019-02-15 山东交通职业学院 A kind of control algolithm of the servo-system driver based on permanent magnet synchronous motor
CN106209237B (en) * 2016-07-19 2019-01-01 深圳市新岸通讯技术有限公司 Optic communication automatic tracking system and optic communication automatic tracking method
CN107688168A (en) * 2016-08-03 2018-02-13 南京理工大学 A kind of unknown signaling detecting system of spectral aliasing
CN106374812A (en) * 2016-11-09 2017-02-01 中车大连电力牵引研发中心有限公司 Electric motor protection device

Also Published As

Publication number Publication date
CN101109961A (en) 2008-01-23

Similar Documents

Publication Publication Date Title
CN103338003B (en) A kind of method of electric motor load torque and inertia on-line identification simultaneously
CN101565003B (en) Motor controller of electric automobile and control method thereof
CN1315254C (en) High-performance integrated magnetic suspension flywheel magnetic bearing digital controller
CN102185555B (en) Digitalized alternating-current voltage and speed regulation device
CN101515781B (en) Universal servocontrol platform device for motor-operating mechanism of high-voltage switch apparatus and method
CN103501151A (en) Unposition sensor for permanent magnet linear motor
CN102385342B (en) Self-adaptation dynamic sliding mode controlling method controlled by virtual axis lathe parallel connection mechanism motion
CN102566511B (en) Five-shaft numerical control system cutter center point interpolation path interpolation method
CN105897097B (en) Permagnetic synchronous motor current predictive control method and device
CN101499753A (en) Brushless servo control system and driving apparatus based on permanent magnet brushless DC motor
CN102009597B (en) Magnetically suspended control moment gyro gimbal and locking control system
CN104199465B (en) A kind of highly integrated High Accuracy Flat self-tracking antenna servo-control system
CN101867343A (en) Permanent magnet synchronous motor (PMSM) AC servo system
CN204101987U (en) A kind of accurate cloud platform control system with magnetic coder feedback
CN103676787B (en) A kind of center of circle model space circular interpolation method for kinetic control system
CN105334853A (en) Double-core high-speed four-wheel miniature micro-mouse sprint controller
CN102497141B (en) High torque starting method for high power alternating current (AC) servo driver
CN105783612B (en) A kind of general miniaturization digitalized electric steering engine controller and its control method
CN101615861B (en) Integrated device of high-frequency PWM rectification and inversion as well as control method thereof
CN101174783A (en) Arc driving heavy caliber astronomical telescope
CN101793235A (en) Maximum power tracking type wind power generation device with energy predicting function and method thereof
CN203827230U (en) Non-inductive brushless DC (direct current) motor speed regulator for multi-rotor unmanned aerial vehicle
CN103226344B (en) A kind of motion control on-chip system
CN104836506A (en) Zero-position correction system and method of PMSM rotor
CN104062935B (en) A kind of double-frame magnetic suspension variable speed control moment gyro Integrated Digital Control System

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20090610

Termination date: 20180806