CN100392661C - New producing method for programmable observing and cotnrol equipment - Google Patents
New producing method for programmable observing and cotnrol equipment Download PDFInfo
- Publication number
- CN100392661C CN100392661C CNB2004100717010A CN200410071701A CN100392661C CN 100392661 C CN100392661 C CN 100392661C CN B2004100717010 A CNB2004100717010 A CN B2004100717010A CN 200410071701 A CN200410071701 A CN 200410071701A CN 100392661 C CN100392661 C CN 100392661C
- Authority
- CN
- China
- Prior art keywords
- logical
- variable
- bracket
- parenthesis
- value
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Abstract
The present invention belongs to the technical field of electronics, which particularly relates to a new producing method for programmable testing and control equipment. The present invention comprises a parenthesis-free operation unit and a parenthesis operation unit, wherein in the parenthesis-free operation unit, a. firstly, a first logic variable value is stored in an operation result variable Val; b. the next operation symbol 'AND' or 'OR' is judged; c. if the next operation symbol is 'AND', and the logic value of an operation result variable is false (0), the backward search is performed without operation till an operation symbol 'OR' or the tail of an expression is searched, and then, an operation result is obtained; the value of the logic variable behind the logical operation symbol 'OR' is directly stored into the operation result variable Val, and subsequently, the step begins from b; in the parenthesis operation unit, the parenthesis nesting number needs to be recorded: if a left parenthesis exists, the counting plus '1' is performed; if a logic variable and an operation symbol exist, the search is performed according to the method; if a right parenthesis exists, the counting minus '1' is performed; thus, the parenthesises are eliminated layer by layer until the parenthesises are completely processed. The present invention has the advantages of high operation efficiency, short program, and adaptability to program processing of computers or calculators.
Description
(1), technical field
The invention belongs to electronic technology field, the data processing of particularly a kind of survey able to programme, control equipment is made method.
(2), background technology
In the relevant document of Digital Electronic Technique, generally all to introduce the rudimentary knowledge of logic algebra.Main contents wherein are the abbreviation of formula, theorem, method for expressing and the crucial logical function of logic algebra.For the computing of logic algebra, the just decimal arithmetic of being familiar with by people, the coding and the computing method of explanation binary number are highly susceptible to understanding and grasping.For digital circuit, circuit itself has just comprised the overall process of " calculating ".For example, in combinational logic circuit, input signal is at that time only depended in output (that is: logic operation result); In sequential logical circuit, input signal is at that time not only depended in output, also depends on the state that circuit is original.So the fundamental purpose of logic algebra is to analyze, design the mathematical tool of (high-level efficiency, high-quality) Fundamental Digital Circuit.
The logical function expression formula of putting in order out according to practical problems often is not the simplest or the form of easy realization.That is, realize that the computing method of logic function or its circuit structure have the necessity that needs optimization, this itself is also comprising high-level efficiency, the pursuit of high-quality algorithm.So the research of the simplifying method of logical function just becomes an important aspect.Well-known equation, map Karnaugh, tabulating method (new-added item cencelling of terms method and Kui En-Joseph McCluskey method) etc. have appearred then.But, the equation abbreviation needs certain skill and experience, does not have fixing step to follow, and is difficult for grasping, be difficult to also to judge whether the abbreviation result has been simplified to that item number is minimum, all the more so during every some complicated logical functions of the simplest formula that the variable number is also minimum, especially abbreviation.Karnaugh map abbreviation method has simply, directly perceived, the advantage that has certain rules can follow, be easy to grasp, but, when logical variable surpasses five, will lose advantage simply and intuitively fully, even become and do not have what too big use value.Tabulating method (Quine-Mcluskey method) has significant superiority for solving the Multi-Variable Logic Function abbreviation, this method has hard and fast rule and step, be convenient to computer operation, but to large-scale logical function simplification, then need very big memory capacity, and then will have a strong impact on the speed of abbreviation.Can reach a conclusion thus: up to the present, utilize abbreviation to pursue high-quality, the high efficiency mode of " computing ", await new breakthrough.Abbreviation is beneficial to finds the solution, and finds the solution but be different from.
Compiler is the computer program that a kind of language is translated as another kind of language.Compiler as input, and produces the equivalence program of writing with target language with the source program written program.Normally, source program is a higher level lanquage, and target language then is the object code of target machine, just writes on the code that is used to move in the computer machine instruction.Compiler is a kind of quite complicated program, writes even understand so all non-easy thing of a program, and most computer scientist and professionals also never write a complete compiler.The generation of compiler algorithm is for the convenient exploitation of software and the concise and execution speed of object code have found an equilibrium point preferably.But,, can not again compiler and higher level lanquage environment be integrated the extremely limited controller of hardware resource.Generally be in another development environment, move installing in the controller under the compiled object code.Small-sized above PLC adopts this mode of operation exactly, and the object code that is produced even reaches megabyte basically also all more than tens of kilobyte.
Interpretive routine also is a kind of language translator as compiler.The difference of it and compiler is: it does not produce target program, but a statement accepting certain higher level lanquage is imported, make an explanation and control computer is carried out, obtain this execution result, and then accept next sentence: while explain and carry out at once.In principle, any programming language all can be explained or be compiled.Generally speaking, just use compiler when the speed of carrying out is of paramount importance factor, this is faster than the source code of being explained because carry out the object code that is compiled, sometimes will be fast 10 times or more.Now,, in miniature even small controller, also have and adopt interpretation algorithms to realize along with the raising of CPU speed and the decline of price, but still higher to the hardware configuration requirement, function software also there are ask for something and restriction.
The general univariate input and output of test-and-control type instrument and meter multiprocessing, needing only by common microprocessor is core, just can finish its function more with flying colors.1), the relation of input and output is too simple, can not adapt to the complicacy requirement of actual conditions preferably but value that there are the following problems:.2), generally can not give full play to the effect and the potentiality of microprocessor.
The PLC manufacturing technology is abroad being monopolized basically.China is very active in the PLC application, develop, manufacturing technology then extremely thin a little less than.So, all to spend billions of first import PLC every year.For this reason, also there is special policy in country, supports the production domesticization of PLC energetically.
(3), summary of the invention:
In order to overcome the shortcoming of prior art, data processing section of the present invention provides a kind of module of finding the solution of logic algebra, and it has high operation efficiency to the quantity of logical variable without limits, be well suited for computing machine or device routine processes, and its program is very brief.
The present invention solves the technical scheme that its key technical problem takes: it comprises
No bracket operation unit a, with expression formula be expressed as single logical variable " with " the inclusive-OR operation form, earlier first logical variable value is deposited among the operation result variable V al; B, the operational symbol of judging the back be " with " or inclusive-OR operator; C, logical operator when the back be " with ", and when the logical value of operation result variable is false (0), just search backward, without computing, up to searching inclusive-OR operator, (perhaps the end of expression formula directly draws operation result,) will search " or " value of the logical variable of logical operator back directly deposits among the operation result variable V al, go on foot since b; D, when the operational symbol that searches the back be " with ", and when the logical value of operation result variable is true (1), also search backward is without computing, up to searching next logical variable, and its value deposited among the operation result variable V al, since the b step, certain again, if searched the end of expression formula, just can finish computing, the value of operation result variable is directly exported; E, when the operational symbol of judging the back be " or ", and the logical value of operation result variable is fictitious time, also search backward without computing, up to searching next logical variable, and deposits its value in the operation result variable in, goes on foot since b again.Certainly,, just can finish computing, the value of operation result variable is directly exported if searched the end of expression formula; F, when the operational symbol of judging the back be " or ", and the logical value of operation result variable is true time, direct output logic result " very " just, other result is not had in the end computing again;
With the bracket operation unit is arranged, A, with expression formula be expressed as single logical variable " with ", " or " and the operational form of " bracket ", logical expression in the bracket can equivalence become a logical variable, bracket " to " count without limits, but bracket to be divided into left parenthesis and right parenthesis; B, when parenthesis part appear at expression formula in, during rear positions, should pay the utmost attention to logical value in the outermost layer bracket to the influence of operation result; C, when needs carry out the logical operation of bracket inside, it is the beginning (being called outer bracket) that parenthesis part appears at expression formula, 1. in the process of search, the logical consequence of current record is 0, the back searches inclusive-OR operator, the back is the bracket structure again, 2. in the process of search, the logical consequence of current record is 1, and the back searches the AND operation symbol, the back is the bracket structure again, obviously, these expression formulas are equivalent to the beginning that parenthesis part appears at expression formula, at this moment, must record parenthesis nesting number: do when running into a left parenthesis and add " 1 " counting, run into logical variable and just use the searching method of above-mentioned no bracket operation unit, do when running into a right parenthesis subtract " 1 " counting, the bracket of successively decorporating, up to bracket is disposed, promptly the bracket count value is 0.
The characteristics of data processing section of the present invention are to explain to carry out the user logic expression formula, according to condition search for, judge net result, do not carry out real logical operation, so, it has high " computing " efficient, also is well suited for computing machine or device routine processes, and its program is also very brief.
(4), description of drawings
The present invention is further described below in conjunction with accompanying drawing and example.
Fig. 1 is a no bracket operation unit process flow diagram in the data processing section of the present invention;
Fig. 2 does not have the subroutine of bracket operation unit process flow diagram for Fig. 1 of the present invention;
Fig. 3 has bracket operation unit process flow diagram for the present invention;
Fig. 4 has the subroutine 1 of bracket operation unit process flow diagram for Fig. 3 of the present invention;
Fig. 5 has the subroutine 2 of bracket operation unit process flow diagram for Fig. 3 of the present invention.
(5), embodiment
Data processing section of the present invention comprises no bracket operation unit and the bracket operation unit is arranged, shown in Fig. 1,3.
Logic algebra or title Boolean algebra are to analyze, design the mathematical tool of Fundamental Digital Circuit.Because the most basic logical relation have only with or, non-three kinds, so in logic algebra, the most basic corresponding logical operation also has only three kinds: with computing (logical multiplication computing), exclusive disjunction (logical addition computing), inverse (the Boolean complementation computing is called for short complementary operation).Other computing for example with non-, NOR-operation, AOI computing, XOR etc., can be represented with these three kinds of computings the most basic equivalently.
In the method, require with logical expression be organized into single logical variable " with ", the inclusive-OR operation form.Certainly, the logic NOT that can comprise single logical variable is a contravariant.
In logical expression, have following fundamental relation to exist:
1+A=1 (formula 1)
0+A=A (formula 2)
1*A=A (formula 3)
0*A=0 (formula 4)
Wherein, A can be any type of logical expression.In the method, refer in particular to " with ", the logical expression of inclusive-OR operation form.
1, foundation order of operation and above-mentioned four formula from left to right just have or not bracket logic algebra result's searching method as follows:
1), earlier first logical variable value is deposited among the operation result variable V al.
2), the operational symbol of judging the back be " with " or inclusive-OR operator.
3), the logical operator when the back be " with ", and the logical value of operation result variable is when being false (0), just search backward, without computing, because the result of computing remains 0, up to searching inclusive-OR operator, perhaps the end of expression formula draws operation result.Because have only " or " logical operation just might change the result of current logical operation, will " or " value of the logical variable of logical operator back directly deposits among the operation result variable V al, again since the 2nd) step.
Example 1:Val=ABCD, at first just A invests Val, if A=0, according to formula 4, Val=0.
Example 2:Val=ABCD+EF, if A=0, according to formula (4 He) 2, must: Val=0+EF=EF, promptly have only the EF of inclusive-OR operator back might change the logical value of Val, the computing reference example 1 of back again.
4), the operational symbol of back be " with ", and the logical value of operation result variable is when being true (" 1 "), also search backward without computing, up to searching next logical variable, and deposits its value among the operation result variable V al, again since the 2nd in) step.Certainly,, just can finish computing, the value of operation result variable is directly exported if searched the end of expression formula.
Example 3:Val=ABCD at first invests Val with A, if A=1 according to formula 3, gets Val=BCD, again B is invested Val, continues search.
5), the operational symbol when the back be " or ", and the logical value of operation result variable is fictitious time, also search backward without computing, up to searching next logical variable, and deposits its value in the operation result variable in, again since the 2nd step.Certainly,, just can finish computing, the value of operation result variable is directly exported if searched the end of expression formula.
Example 4:Val=A+BCD, at first just A invests Val, if A=0 according to formula 2, gets Val=BCD, the computing reference example 1 of back again.
6), the operational symbol when the back be " or ", and the logical value of operation result variable is true time, direct output logic result " very " just, end computing.Do not have other result again.
Example 5:Val=A+BCD, at first just A invests Val, if A=1 according to formula 1, gets Val=1, finishes computing.
2, the treatment principle of Boolean calculation bracket problem and solution are as follows:
1), when utilizing this method, still require with expression formula be expressed as single logical variable " with ", the inclusive-OR operation form.The logic NOT that can comprise single logical variable is contravariant and bracket.Logical expression in the bracket can equivalence become a logical variable.Bracket " to " number without limits.But, bracket is divided into left parenthesis and right parenthesis.
2), parenthesis part appear at expression formula in, during rear positions, should pay the utmost attention to logical value in the outermost layer bracket to the influence of operation result.
Example 6:Val=A (BCD+EF () G), when A=0, exportable Val=0.
3), when needs carry out the logical operation of bracket inside, promptly parenthesis part appears at the beginning (being called outer bracket) of expression formula.Example 7:Val=(BCD+EF () G) A, perhaps a), in the process of search, the logical consequence of current record is 0, and the back searches inclusive-OR operator, and the back is the bracket structure again.Example 8:Val=A+ (BCD+EF () G)=(BCD+EF () G).B), in the process of search, the logical consequence of current record is 1, the back searches AND operation symbol, the back is the bracket structure again, routine 9:Val=A (BCD+EF () G)=(BCD+EF () G).Obviously, these expression formulas are equivalent to the beginning that parenthesis part appears at expression formula.At this moment, must record parenthesis nesting number: do when running into a left parenthesis and add " 1 " counting; Run into logical variable and just use above-mentioned searching method; Do when running into a right parenthesis subtract " 1 " counting, the bracket of successively decorporating, up to bracket is disposed, promptly count value is 0.
In example 6, the bracket in the expression formula is called internal bracket.In its search procedure, there has not been the value of computing, the number of only searching for internal bracket gets final product, do when running into a left internal bracket and add " 1 " counting, do when running into a right internal bracket and subtract " 1 " counting, the bracket of successively decorporating, up to bracket is disposed, promptly count value is 0.
4), expression formula after suitable abbreviation etc. is handled, should need not or use bracket less as much as possible.
5), the finding the solution in the process flow diagram of logic algebra, Fig. 1,2 is illustrated in the situation of not using bracket in the logical expression, as seen, it is simple a lot of that its process flow diagram is wanted.In logical expression, bracket is not necessary, even if used bracket, through suitable arrangement, bracket can be sloughed yet.Fig. 2,3,4 the process flow diagram of finding the solution are the time situations that bracket is arranged.Among the figure, I represents the value of I variable, and K represents the counter of outer bracket, and m represents the counter of internal layer bracket, the result of calculation of Val presentation logic expression formula, the terminating symbol of end presentation logic expression formula.
3, main application example
1), exploitation PLC
In general PLC control system, all to handle a lot of logical operations, all the more so in middle-size and small-size PLC.Because the data processing section of this method is brief, concise, so, soft, hardware resource is required very low, be particularly suitable for the PLC that utilizes more common microcomputer development middle-size and small-size.Certainly, high-grade configuration, better effects if.
Concrete grammar is: the data that collect and user's control flow of expression formula address pattern etc. are stored in corresponding data field, again with the data processing section search output of this method.The method of the preparation method of user control program similar " parameter is set " is easy to learn and use, to little, small PLC is especially true.This compares with traditional PLC is its outstanding feature.In addition, " with-or " the unusual ladder diagram of approach relay logic control chart and PLC of expression formula form, also be familiar with by numerous engineering technical personnel.So, the PLC that adopts this method to develop, the user can be in order to avoid training, directly use.
For the analog quantity that collects, they utilizations can be taken back stagnant comparer and convert the digital state amount to.The computing and the output of alternate manner also can be arranged certainly.
In addition, the PLC manufacturing industry is abroad being monopolized basically, and the successful Application of this method will help the generation of the homemade PLC that shows unique characteristics.Checking and concrete an application as this method, I utilize very common single-chip microcomputer 89C51 to develop the miniature PLC of/8 outputs of a kind of 16 inputs, collection I/O, demonstration, communication, programming etc. operate in one, and be very easy to use, need not carry out the application technology training to the user.The clock of 12MHZ, about 20 milliseconds of the maximum scan cycle of user program, total about 3K byte of procedure quantity.Hardware cost is also extremely cheap.
2), exploitation DCS
Utilize this method can develop electrical control equipments such as PLC, intelligent instrumentation, and can networking constitute low-cost, high efficiency Distributed Control System (DCS).
3), developing intellectual resource instrument and meter
Used single-chip microcomputer in the intelligent monitoring instrument and meter in a large number, utilized this method to develop the high-grade control type intelligent instrumentation of output able to programme on original hardware foundation, hardware cost remains unchanged substantially, thereby increases substantially its ratio of performance to price.
4), huge development and use potentiality
PLC originally belongs to different technical fields with instrument and meter, the present invention has opened up the application product zone of small PLC and intelligent measurement and control instrument instrument combined belt, promptly utilize this method can develop, develop the various intelligent measurement and control instrument instrument of PLCization, also can develop, develop the instrumented PLC of various intelligent measurement and control instruments.The utilization and extention of this method will produce the PLC of new generation and the instrument and meter that show unique characteristics, for bringing huge commercial opportunities and value in the control field in the China and even the world.
5), Digital Simulation or Digital Logic computer-aided analysis
Utilize this method also can develop high efficiency Digital Simulation or Digital Logic computer-aided analysis software.
6), the application of others
As a kind of data processing method novel, tool-type,, can not estimate its using value fully owing to the restriction of inventor's knowledge, level etc.A lot of historical inventions, its using value head and shoulders above inventor's the imagination, for example 555 integrated circuit originally.For this method, wish that equally vast person skilled understands it, grasps it, creatively use it, develop the outstanding product that differs from one another.
Claims (2)
1. the data processing method of a programmable observing and cotnrol equipment, this method is used for the logical operation of this programmable observing and cotnrol equipment is handled, it is characterized in that: it comprises, no bracket operation unit a, with expression formula be expressed as single logical variable " with ", the inclusive-OR operation form, earlier first logical variable value is deposited among the operation result variable V al; B, the operational symbol of judging the back be " with " or inclusive-OR operator; C, logical operator when the back be " with ", and the logical value of operation result variable is a fictitious time, just search backward, without computing, up to searching inclusive-OR operator, perhaps the end of expression formula draws operation result, with search " or " value of the logical variable of logical operator back directly deposits among the operation result variable V al, goes on foot since b; D, when the operational symbol that searches the back be " with ", and the logical value of operation result variable is a true time, also search backward is without computing, up to searching next logical variable, and its value deposited among the operation result variable V al, since the b step, certain again, if searched the end of expression formula, just can finish computing, the value of operation result variable is directly exported; E, when the operational symbol of judging the back be " or ", and the logical value of operation result variable is a fictitious time, also search backward is without computing, up to searching next logical variable, and its value deposited in the operation result variable, since the b step, certain again, if searched the end of expression formula, just can finish computing, the value of operation result variable is directly exported; F, when the operational symbol of judging the back be " or ", and the logical value of operation result variable is true time, direct output logic result " very " just, end computing.
2. data processing method according to claim 1, it is characterized in that: also include bracket operation unit A, with expression formula be expressed as single logical variable " with ", " or ", " non-" or/and the operational form of " bracket ", logical expression in the bracket can equivalence become a logical variable, bracket " to " count without limits, but bracket to be divided into left parenthesis and right parenthesis; B, when parenthesis part appear at expression formula in, during rear positions, should pay the utmost attention to logical value in the outermost layer bracket to the influence of operation result; C, when needs carry out the logical operation of bracket inside, be that parenthesis part appears under the situation that expression formula begins, be called as outer bracket, 1. in the process of search, the logical consequence of current record is 0, the back searches inclusive-OR operator, and the back is the bracket structure again, 2. in the process of search, the logical consequence of current record is 1, the back searches the AND operation symbol, and the back is the bracket structure again, obviously, these expression formulas are equivalent to the beginning that parenthesis part appears at expression formula, at this moment, must record parenthesis nesting number: do when running into a left parenthesis and add " 1 " counting, run into the searching method that logical variable is just used described no bracket operation unit, do when running into a right parenthesis and subtract " 1 " counting, the bracket of successively decorporating, up to bracket is disposed, promptly count value is 0.Expression formula in the internal bracket will be become a logical variable by equivalence, perhaps be converted into outer bracket and handle.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB2004100717010A CN100392661C (en) | 2004-07-17 | 2004-07-17 | New producing method for programmable observing and cotnrol equipment |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB2004100717010A CN100392661C (en) | 2004-07-17 | 2004-07-17 | New producing method for programmable observing and cotnrol equipment |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN1588254A CN1588254A (en) | 2005-03-02 |
| CN100392661C true CN100392661C (en) | 2008-06-04 |
Family
ID=34604621
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CNB2004100717010A Expired - Fee Related CN100392661C (en) | 2004-07-17 | 2004-07-17 | New producing method for programmable observing and cotnrol equipment |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN100392661C (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN108303948A (en) * | 2018-04-16 | 2018-07-20 | 深圳市雷赛控制技术有限公司 | A kind of execution method and apparatus of the compiled PLC based on motion controller |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN110568808B (en) * | 2019-09-12 | 2020-10-02 | 烟台东方威思顿电气有限公司 | Ammeter relay control method |
| CN112163413B (en) * | 2020-10-26 | 2024-02-02 | 青岛明略软件技术开发有限公司 | Analysis method and device of alarm event rule, electronic equipment and storage medium |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1247613A (en) * | 1996-12-09 | 2000-03-15 | Pact信息技术有限公司 | Unit for processing numeric and logical operations, for use in processors (CPUS) and in multicomputer systems |
| JP2001005843A (en) * | 1999-06-17 | 2001-01-12 | Fujitsu Ltd | Method and system for processing logic function |
| CN1284180A (en) * | 1997-12-16 | 2001-02-14 | Ip半导体有限公司 | Method and appts for adress analysis based on boolean logic and programmable structure |
-
2004
- 2004-07-17 CN CNB2004100717010A patent/CN100392661C/en not_active Expired - Fee Related
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1247613A (en) * | 1996-12-09 | 2000-03-15 | Pact信息技术有限公司 | Unit for processing numeric and logical operations, for use in processors (CPUS) and in multicomputer systems |
| CN1284180A (en) * | 1997-12-16 | 2001-02-14 | Ip半导体有限公司 | Method and appts for adress analysis based on boolean logic and programmable structure |
| JP2001005843A (en) * | 1999-06-17 | 2001-01-12 | Fujitsu Ltd | Method and system for processing logic function |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN108303948A (en) * | 2018-04-16 | 2018-07-20 | 深圳市雷赛控制技术有限公司 | A kind of execution method and apparatus of the compiled PLC based on motion controller |
Also Published As
| Publication number | Publication date |
|---|---|
| CN1588254A (en) | 2005-03-02 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US9690550B2 (en) | Program optimization via compile time execution | |
| US9652213B2 (en) | Global optimization and verification of cyber-physical systems using floating point math functionality on a system with heterogeneous hardware components | |
| Barbacci | Instruction set processor specifications (ISPS): The notation and its applications | |
| Morales-Velazquez et al. | Open-architecture system based on a reconfigurable hardware–software multi-agent platform for CNC machines | |
| Mencer | ASC: a stream compiler for computing with FPGAs | |
| Ravi et al. | Hints to accelerate symbolic traversal | |
| Pan et al. | A configurable state class method for temporal analysis of time Petri nets | |
| Fauth | Beyond tool-specific machine descriptions | |
| CN100392661C (en) | New producing method for programmable observing and cotnrol equipment | |
| Ziebinski et al. | Soft core processor generated based on the machine code of the application | |
| Dasgupta | Computer design and description languages | |
| Nielsen et al. | A behavioral synthesis frontend to the haste/tide design flow | |
| Patil et al. | Design of fpga soft core based wsn node using customization paradigm | |
| Wang et al. | Component-based formal modeling of PLC systems | |
| CN105893660B (en) | A kind of CPU design method and computing system towards symbol BDD operations | |
| CN110347968A (en) | A kind of optimization fft algorithm and device based on FPGA | |
| Lu et al. | Morphling: A reconfigurable architecture for tensor computation | |
| Sancho-Pradel et al. | Targeted processing for real-time embedded mechatronic systems | |
| Somashekara et al. | Object oriented programming with Java | |
| Stankaitis | Algebraic Specifications of ARM Cortex M0+ Instruction Set | |
| Lovengreen et al. | Design of embedded, real-time systems: developing a method for practical software engineering | |
| Economakos et al. | An architectural exploration framework for efficient FPGA implementation of PLC programs | |
| Zhukovskyy et al. | VHDL Compiler with Natural Parallel Comands Execution | |
| CN113961185A (en) | Data modeling method based on register data stream | |
| Cheung et al. | A transformational codesign methodology |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| EE01 | Entry into force of recordation of patent licensing contract |
Assignee: Hebei Rui Rui Heavy Machine Tool Co., Ltd. Assignor: Zhou Jianlong Contract record no.: 2010130000105 Denomination of invention: New producing method for programmable observing and cotnrol equipment Granted publication date: 20080604 License type: Exclusive License Open date: 20050302 Record date: 20100908 |
|
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20080604 Termination date: 20150717 |
|
| EXPY | Termination of patent right or utility model |