CN100350390C - Bridging type fault injection apparatus and method of fault-tolerant computer system - Google Patents
Bridging type fault injection apparatus and method of fault-tolerant computer system Download PDFInfo
- Publication number
- CN100350390C CN100350390C CNB2006101510774A CN200610151077A CN100350390C CN 100350390 C CN100350390 C CN 100350390C CN B2006101510774 A CNB2006101510774 A CN B2006101510774A CN 200610151077 A CN200610151077 A CN 200610151077A CN 100350390 C CN100350390 C CN 100350390C
- Authority
- CN
- China
- Prior art keywords
- fault
- circuit
- single chip
- execution
- injection
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Landscapes
- Debugging And Monitoring (AREA)
Abstract
This invention relates to a error tolerant computer system hinge fault injection device and method, wherein the device adopts IC test clamper and injection aim system chip for hinge connection; the host machine is connected to injection control single machine circuit through communication circuit; the injection control single machine circuit is separately connected to multi-path output selector, injection or test FPGA control circuit, aim trigger FPGA control circuit and monitor control single machine circuit.
Description
Technical field
The present invention relates to the Failure Injection Technique field of fault-tolerant computer system.
Background technology
The computer system of using in the fields such as space flight, finance, post and telecommunications unavoidably can be subjected to all-environment interference in operational process.If system breaks down, can cause serious consequence and heavy losses.In order to improve the reliability of computer system, satisfy the requirement of long running time, need comprise fault tolerance usually, this reliability to tolerant system itself has proposed high requirement again, make system when breaking down, still can move reliably, the generation of tolerance fault.
This shows, the fault-tolerant technique that is adopted in the system must test and analyze, thereby guarantee that the real realization of designed tolerant system can be to the correct target of handling of predetermined failure, yet the fault-tolerant computer system of developing in experiment is faced with the problem of how to test before use, if again it is tested and analyzes when going wrong in system, will cause heavy losses, therefore must adopt artificial fault simulation and fault analysis to come the evaluation system fault-tolerant ability.
Failure Injection Technique is the important method that is used to verify the fault tolerant systems design correctness and estimates fault freedom, it introduces fault to quicken the evaluation and test process of tolerant system consciously with artificial method in system, feedback information by record and analytic system can provide extremely valuable test result.Equipment as effective test macro reliability and fault freedom, the development of fault injector and application are comparatively extensive, wherein the hardware fault injector is because characteristics such as energy hardware faults that is virtually reality like reality, in the work of test and appraisal tolerant system reliability, brought into play vital role, become be most widely used, the testing apparatus of most worthy.
Present fault filling method and the following problem of system's ubiquity: (one) does not have versatility, all is at the fault tolerant systems design of a certain concrete model, is difficult to expand on the tolerant system of other model; (2) hardware method for implanting inconvenience needs one by one signal to select, connect test probe, and is not only inconvenient but also introduce undesired signal easily and influence test result; (3) function is complete inadequately, does not especially possess the function that triggers injection with goal systems synchronously; (4) do not possess the function of surveillance state.In addition, present logic measuring equipment mainly also all is behind system's utilization and operation, and system is carried out fault detect and debugging maintenance in real time, or test analysis when in the laboratory system normally being moved.
Summary of the invention
The objective of the invention is to, provide a kind of can thoroughly solve existing fault inject exist do not have versatility, decanting point connect inconvenient, can not with goal systems synchronously and the bridging type fault injection device and the method for the fault-tolerant computer system of four major problem that can not the surveillance state.
The bridging type fault injection device of fault-tolerant computer system provided by the invention, be to adopt chip testing to press from both sides the fault injection device that goal systems is carried out the bridging type fault injection mode of chip-scale, it comprises host, communicating circuit, injection control single chip computer circuit, clock circuit, external memory storage, demultiplexer, injection/detection FPGA control circuit, injects IC test fixture, target triggering FPGA control circuit, address/periodic sampling IC test fixture, monitors single chip machine controlling circuit, watchdog circuit and connector.
The serial communication interface of host is connected with 232 serial communication interfaces of communicating circuit, and Transistor-Transistor Logic level input, the output terminal of communicating circuit are connected with the serial output, the input end that inject the control single chip computer circuit respectively; The clock signal output terminal of clock circuit is connected with the clock signal input terminal that injects the control single chip computer circuit, and the address/data bus and the reading and writing signal that inject the control single chip computer circuit are connected respectively with the address/data bus and the reading and writing signal of external memory storage; The output terminal that injects the control single chip computer circuit is connected with the input end of demultiplexer; The output terminal of demultiplexer is connected with the input end of injection/detection FPGA control circuit, the input end that target triggers the FPGA control circuit respectively; The I/O end of injection/detection FPGA control circuit is connected with the I/O end that injects the control single chip computer circuit; The input end that target triggers the FPGA control circuit is connected with the output terminal that injects the control single chip computer circuit; The some I/O ends that monitor single chip machine controlling circuit are connected with the I/O end that injects the control single chip computer circuit; The input end of injection/detection FPGA control circuit is connected with the output terminal that target triggers the FPGA control circuit, and some I/O ends of injection/detection FPGA control circuit are connected with the bus of injecting the IC test fixture respectively; Some input ends that target triggers the FPGA control circuit are connected respectively with address/periodic sampling IC test fixture bus; The input end that monitors single chip machine controlling circuit is connected with the output terminal of watchdog circuit, and the input end of watchdog circuit is connected with connector.
The step of the bridging type fault filling method of fault-tolerant computer system of the present invention is:
Step 1: system initialization;
Step 2: host sends fault parameter to injecting the control single chip computer circuit;
Step 3: inject the fault parameter that control single chip computer circuitry stores host sends;
Step 4: inject the control single chip computer circuit to monitoring that single chip machine controlling circuit sends commencing signal;
Step 5: inject the control single chip computer circuit and trigger FPGA control circuit transmission fault parameter to injection/detection FPGA control circuit, target respectively;
Step 6: judge to trigger type and whether be trigger mode at random, if judged result is for being, then execution in step 7, if judged result is for denying that then execution in step 13;
Step 7: inject the control single chip computer control circuit and trigger commencing signal at random to the transmission of injection/detection FPGA control circuit;
Step 8: injection/detection FPGA control circuit is carried out fault and is injected, and collects fault simultaneously and injects object information;
Step 9: inject the temporal information that control single chip computer circuit reception injection/detection FPGA control circuit fault injection object information that sends and the goal systems that monitors the single chip machine controlling circuit transmission restart;
Step 10: whether failure judgement is injected and to be finished, if judged result is for being that then execution in step 11, if not, then return execution in step 9;
Step 11: inject the control single chip computer circuit and send fault to host and inject the temporal information that object information and goal systems restart;
Step 12: fault injection object information and the goal systems status information that the control single chip computer circuit sends injected in host statistics, demonstration, returns execution in step 2;
Step 13: inject the control single chip computer circuit and trigger FPGA control circuit transmission commencing signal to target;
Step 14: target triggers the FPGA control circuit and begins to carry out target triggering work, sends target to injection/detection FPGA control circuit and triggers commencing signal, and execution in step 8 then.
Beneficial effect of the present invention has: (one), host of the present invention provide the function that is provided with of fault injection parameter flexibly, can be according to the demand of testing crew, and flexible design fault injection way.(2), adopt the IC test fixture that fault is injected the injection mode that goal systems is carried out chip-scale, before carrying out the fault injection, inject the encapsulation of objective chip according to the fault of goal systems and select corresponding IC test fixture, and the IC test fixture is clipped in carries out getting final product on objective chip that fault injects and the chip that will gather relevant information, carry out the method for fault injection compares with the test probe that generally adopts at present, in whole fault injection process, except needs are changed the situation of fault injection chip, needn't change the hardware of goal systems again, convenient, simplified the process that fault is injected, can thoroughly avoid owing to connect the inconvenience that test probe brings and because the connectivity problem of test probe influences test result.(3), target trigger module of the present invention, can gather address/cycle information that fault is injected goal systems, realized that carrying out synchronous fault with goal systems triggers the function of injecting.(4), supervision single chip machine controlling circuit of the present invention and watchdog circuit have realized in the fault injection process fault being injected the function for monitoring of goal systems state.
Description of drawings
Fig. 1 is the electrical block diagram of the bridging type fault injection device of fault-tolerant computer system of the present invention; Fig. 2 is the electrical block diagram of the clock circuit D4 described in the embodiment two; Fig. 3 is the process flow diagram of the bridging type fault filling method of fault-tolerant computer system of the present invention; Fig. 4 is the workflow diagram of host D1 inside in the bridging type fault injection device of fault-tolerant computer system of the present invention; Fig. 5 is the workflow diagram that target triggers FPGA control circuit D9 inside in the bridging type fault injection device of fault-tolerant computer system of the present invention; Fig. 6 to Fig. 9 is the workflow diagram of injection/detection FPGA control circuit D7 inside in the bridging type fault injection device of fault-tolerant computer system of the present invention; Figure 10 is the workflow diagram of supervision single chip machine controlling circuit D11 inside of the bridging type fault injection device of fault-tolerant computer system of the present invention.
Embodiment
Embodiment one: referring to Fig. 1, Fig. 3 to Figure 10.The bridging type fault injection device of the fault-tolerant computer system of present embodiment is triggered FPGA control circuit D9, address/periodic sampling IC test fixture D10, is monitored that single chip machine controlling circuit D11, watchdog circuit D12 and connector D14 form by host D1, communicating circuit D2, injection control single chip computer circuit D3, clock circuit D4, external memory storage D5, demultiplexer D6, injection/detection FPGA control circuit D7, injection IC test fixture D8, target.
232 serial communication interfaces of host D1 are connected with 232 serial communication interfaces of communicating circuit D2, and the Transistor-Transistor Logic level input of communicating circuit D2, output terminal are connected with the serial output, the input end that inject control single chip computer circuit D3 respectively; The clock signal output terminal of clock circuit D4 is connected with the clock signal input terminal that injects control single chip computer circuit D3, and the address/data bus and the reading and writing control end that inject control single chip computer circuit D3 are connected respectively with address/data bus and the reading and writing control end of external memory storage D5; The output terminal that injects control single chip computer circuit D3 is connected with the input end of demultiplexer D6; The output terminal of demultiplexer D6 is connected with the input end of injection/detection FPGA control circuit D7, the input end of target triggering FPGA control circuit D9 respectively; The input of injection/survey FPGA control circuit D7/go out end to be connected with the I/O end that injects control single chip computer circuit D3; The input end that target triggers FPGA control circuit D9 is connected with the output terminal that injects control single chip computer circuit D3; The some I/O ends that monitor single chip machine controlling circuit D11 are connected with the I/O end that injects control single chip computer circuit D3; The input end of injection/detection FPGA control circuit D7 is connected with the output terminal that target triggers FPGA control circuit D9, and some I/O ends of injection/detection FPGA control circuit D7 are connected with the bus of injecting IC test fixture D8 respectively; Some input ends that target triggers FPGA control circuit D9 are connected with address/periodic sampling IC test fixture D10 bus; The input end that monitors single chip machine controlling circuit D11 is connected with the output terminal of watchdog circuit D12, and the input end of watchdog circuit D12 is connected with the input end of connector D14.
When fault is injected, inject IC test fixture D8 overlap joint and be fixed on the objective chip 30 of fault injection goal systems; Address/periodic sampling IC test fixture D10 overlap joint is fixed on fault and injects on the bus chip 31 of goal systems; Any output terminal 32 that connector D14 injects goal systems by lead and fault is connected.
Communicating circuit D2 in the present embodiment selects the ICL232 integrated circuit; Inject control single chip computer circuit D3 and select 8031 single chip circuits; Clock circuit D4 selects the passive crystal oscillator of 4M; External memory storage D5 selects chip 27128 integrated circuit; Demultiplexer D6 selects the 74H154 integrated circuit; Injection/detection FPGA control circuit D7 and target trigger the EP1C60240 integrated circuit that FPGA control circuit D9 selects the Cyc1one series of ALTRA company.
The step of the bridging type fault filling method of the fault-tolerant computer system of present embodiment is:
Step 1: system initialization;
Step 2: host D1 sends fault parameter to injecting control single chip computer circuit D3;
Step 3: inject the fault parameter that control single chip computer circuit D3 reservoir host machine D1 sends;
Step 4: inject control single chip computer circuit D3 to monitoring that single chip machine controlling circuit D11 sends commencing signal;
Step 5: inject control single chip computer circuit D3 and trigger FPGA control circuit D9 transmission fault parameter to injection/detection FPGA control circuit D7, target respectively;
Step 6: judge to trigger type and whether be trigger mode at random, if judged result is for being, then execution in step 7, if judged result is for denying that then execution in step 13;
Step 7: inject control single chip computer control circuit 3 and trigger commencing signal at random to injection/detection FPGA control circuit D7 transmission;
Step 8: injection/detection FPGA control circuit D7 carries out fault and injects, and collects fault simultaneously and injects object information;
Step 9: inject the temporal information that control single chip computer circuit D3 reception injection/detection FPGA control circuit D7 fault injection object information that sends and the goal systems that monitors single chip machine controlling circuit D11 transmission restart;
Step 10: whether failure judgement is injected and to be finished, if judged result is for being that then execution in step 11, if not, then return execution in step 9;
Step 11: inject control single chip computer circuit D3 and send fault to host D1 and inject the temporal information that object information and goal systems restart;
Step 12: fault injection object information and the goal systems status information that control single chip computer circuit D3 sends injected in host D1 statistics, demonstration, returns execution in step 2;
Step 13: inject control single chip computer circuit D3 and trigger FPGA control circuit D9 transmission commencing signal to target;
Step 14: target triggers FPGA control circuit D9 and begins to carry out target triggering work, sends target to injection/detection FPGA control circuit D7 and triggers commencing signal, and execution in step 8 then.
In the bridging type fault filling method of above-mentioned fault-tolerant computer system, the method step of host D1 inside is:
Step 21: the encapsulation of select target chip;
Step 22: selection will be carried out target pin and the corresponding fault value that fault is injected;
Step 23: the time type of injecting fault is set,
The time type that can be provided with has: permanent fault, transient fault, intermittent fault,
When selecting transient fault, the duration need be set,
When selecting intermittent fault, duration, interval time, injection number of times need be set;
Step 24: the triggering type of injecting fault is set,
The fault that can be provided with triggers type has triggering at random, target to trigger,
When selecting target to trigger, address information and period type that fault is injected goal systems need be set, described period type comprises: memory-read cycle, memory write cycle, read the I/O cycle, write the I/O cycle;
Step 25: storage failure parameter;
Step 26: send fault parameter to injecting control single chip computer circuit D3;
Step 27: wait for and inject the fault injection object information that control single chip computer 3 sends;
Step 28: statistics, demonstration fault are injected object information.
In the bridging type fault filling method of above-mentioned fault-tolerant computer system, the internal operation step that target triggers FPGA control circuit D9 is:
Step 30: receive the fault parameter information that control single chip computer circuit D3 sends of injecting;
Step 31: wait for and inject the initiation command that control single chip computer circuit D3 sends;
Step 32: address, the cycle information of gathering goal systems;
Step 33: whether the period type of judge gathering is the predetermined period type, if judged result is for being that then execution in step 34, if judged result is then returned execution in step 32 for denying;
Step 34: whether the address information of judge gathering is the address information of presetting, if judged result is for being that then execution in step 35, if judged result is then returned execution in step 32 for denying;
Step 35: send target to injection/detection FPGA control circuit D7 and trigger commencing signal, return execution in step 31.
In the bridging type fault filling method of above-mentioned fault-tolerant computer system, the internal operation step of injection/detection FPGA control circuit D7 is:
Step 40: receive and inject the fault parameter that control single chip computer circuit D3 sends;
Step 41: locking will be carried out pin and the default fault value that fault is injected according to fault parameter;
Step 42: wait for that the target that triggers commencing signal or target triggering FPGA control circuit D9 transmission at random of injecting control single chip computer circuit D3 transmission triggers commencing signal;
Step 43: inject fault to locked pin according to fault parameter;
Step 44: failure judgement time type, if permanent fault, then execution in step 45; If transient fault, then execution in step 51; If intermittent fault, then execution in step 61;
Step 45: inject default fault value to the locking pin;
Step 46: the timer zero clearing picks up counting;
Step 47: the status information of gathering the pin that is injected into fault;
Step 48: judge whether timing time equals the permanent fault time, if judged result is then returned execution in step 47 for not, if judged result is for being that then execution in step 49;
Whether step 49: the fault that stops this pin is injected, effective according to the pin status information failure judgement injection of gathering, and forms fault and injects object information, execution in step 75;
Step 51: go into default fault value to locked target tube footnote;
Step 52: the timer zero clearing picks up counting;
Step 53: the status information of gathering the pin that is injected into fault;
Step 54: judge whether timing time equals the default duration, if judged result is then returned execution in step 53 for not, if judged result is for being that then execution in step 55;
Whether step 55: the fault that stops this pin is injected, effective according to the pin status information failure judgement injection of gathering, and forms fault and injects object information, execution in step 75;
Step 61: counter O reset;
Step 62: inject default fault value to the locking pin;
Step 63: the timer zero clearing picks up counting;
Step 64: the status information of gathering the pin that is injected into fault;
Step 65: judge whether timing time equals the default duration, if judged result is then returned execution in step 64 for not, if judged result is for being that then execution in step 66;
Step 66: the fault that stops this pin is injected, and judges according to the status information of gathering whether the fault injection of this pin is effective, forms fault and injects object information;
Step 67: counter adds 1;
Step 68: judge whether counter equals default and inject number of times, if judged result is for being, then execution in step 75, if judged result is for denying that then execution in step 69;
Step 69: the timer zero clearing, restart timing;
Step 70: judge whether timing time equals preset interval time, if judged result then continues execution in step 70 for not, if judged result is for being then to return execution in step 62;
Step 75: the fault that sends this pin is injected object information to injecting control single chip computer circuit D3.
In the bridging type fault filling method of above-mentioned fault-tolerant computer system, monitor that the internal operation step of single chip machine controlling circuit D11 is:
Step 80: wait for and inject the commencing signal that control single chip computer circuit D3 sends;
Step 81: the status information of obtaining goal systems;
Step 82: judge whether the goal systems state is the deadlock state, if judged result is for being, execution in step 83 is if judged result is returned execution in step 81 for not;
Step 83: monitor that single chip machine controlling circuit D11 resets;
Step 84: the timer timing of starting from scratch;
Step 85: obtain the goal systems status information;
Step 86: judging whether goal systems restarts finishes, if judged result is for being that then execution in step 87, if judged result is then returned execution in step 85 for not;
Step 87: timer stops timing, sends the timer time to injecting control single chip computer circuit D3, returns execution in step 81.
The major function of host D1 has:
S1, establishment fault parameter;
S2, send fault parameter to injecting control single chip computer circuit D3;
S3, statistics, demonstration are by injecting the information that control single chip computer circuit D3 sends.
The major function of communicating circuit D2: be to transmit host D1 and inject the information that sends mutually between the control single chip computer 3.
The major function of injecting control single chip computer circuit D3 has:
The fault parameter that K1, reception host D1 send sends fault parameter information simultaneously and triggers FPGA control circuit D9 to injection/detection FPGA control circuit D7 and target;
K2, goal systems is carried out the fault injection according to fault parameter control injections/detections FPGA control circuit D7 and target triggering FPGA control circuit D9;
The fault that K3, reception injection/detection FPGA control circuit D7 transmit is injected object information;
K4, to monitoring single chip machine controlling circuit D11 transmitting monitoring initiation command, and receive and monitor that fault is injected the temporal information that restarts after goal systems crashes in the fault injection process that single chip machine controlling circuit D11 sends;
K5, transmission fault are injected the temporal information that restarts after object information and the deadlock of fault injection goal systems and are arrived host D1.
The major function of injection/detection FPGA control circuit D7 has:
The fault parameter that control single chip computer circuit D3 sends is injected in Z1, reception;
Z2, inject target pin and default fault value according to fault parameter locking fault;
Z3, trigger the triggering commencing signal that FPGA control circuit D9 sends, begin to inject goal systems and carry out fault and inject to fault by injecting IC test fixture D8 according to injecting control single chip computer circuit D3 or target.
Z4, the process of injecting in fault, the status information of gathering the pin that is injected into fault, the validity that failure judgement is injected forms fault and injects object information, and fault is injected object information sends to and inject control single chip computer circuit D3.
The major function that target triggers FPGA control circuit D9 has:
Fault parameter and the injection initiation command that control single chip computer circuit D3 transmits injected in M1, reception;
M2, gather IC test fixture 10 by address/cycle and gather address, the cycle information that faults are injected goal systems;
M3, inject the address/cycle information of goal systems, give injections/detection FPGA control circuit D7 transmission target trigger pip according to fault parameter and the fault that collects.
This circuit has realized that can inject goal systems with fault carries out the function that fault is injected synchronously.
The major function that monitors single chip machine controlling circuit D11 has:
Inject implementation in fault, monitoring failure injects the duty of target, when fault is injected goal systems generation deadlock phenomenon, calculate fault and inject the time that goal systems is reappeared startup, this temporal information is sent to injects control single chip computer circuit D3 then.
Embodiment two: referring to Fig. 2, the bridging type fault injection device of the fault-tolerant computer system of present embodiment and the difference of embodiment one are, described clock circuit D4 is made up of the clock source 41 and multiselect one switch 40 of several different frequencies, the clock signal output terminal in several different frequency clock sources 41 is connected with a plurality of input ends of multiselect one switch 40 respectively, and the output terminal of multiselect one switch 40 is connected with the clock signal input terminal that injects control single chip computer circuit D3.
Clock circuit D4 in the bridging type fault injection device of the fault-tolerant computer system of present embodiment can inject the situation of goal systems according to fault, select to inject the work clock of control single chip computer 3, make the versatility of bridging type fault injection device of fault-tolerant computer system of the present invention stronger.
Embodiment three: referring to Fig. 1, the bridging type fault injection device of the fault-tolerant computer system of present embodiment embodiment one or two the basis on, increased display D13, the control input end of display D13 is connected with the output terminal that monitors single chip machine controlling circuit D11, and the display D13 of present embodiment selects group of four figures tube display for use.
Claims (8)
1, the bridging type fault injection device of fault-tolerant computer system, it is characterized in that it comprises host (D1), communicating circuit (D2), inject control single chip computer circuit (D3), clock circuit (D4), external memory storage (D5), demultiplexer (D6), injection/detection FPGA control circuit (D7), inject IC test fixture (D8), target triggers FPGA control circuit (D9), address/periodic sampling IC test fixture (D10), monitor single chip machine controlling circuit (D11), watchdog circuit (D12) and connector (D14)
232 serial communication interfaces of host (D1) are connected with 232 serial communication interfaces of communicating circuit (D2), and Transistor-Transistor Logic level input, the output terminal of communicating circuit (D2) are connected with the serial output, the input end that inject control single chip computer circuit (D3) respectively; The clock signal output terminal of clock circuit (D4) is connected with the clock signal input terminal that injects control single chip computer circuit (D3), and the address/data bus and the reading and writing control end that inject control single chip computer circuit (D3) are connected respectively with the address/data bus and the reading and writing control end of external memory storage (D5); The output terminal that injects control single chip computer circuit (D3) is connected with the input end of demultiplexer (D6); The output terminal of demultiplexer (D6) is connected with the input end of injection/detection FPGA control circuit (D7), the input end that target triggers FPGA control circuit (D9) respectively; The I/O end of injection/detection FPGA control circuit (D7) is connected with the I/O end that injects control single chip computer circuit (D3); The input end that target triggers FPGA control circuit (D9) is connected with the output terminal that injects control single chip computer circuit (D3); The some I/O ends that monitor single chip machine controlling circuit (D11) are connected with the I/O end that injects control single chip computer circuit (D3); The input end of injection/detection FPGA control circuit (D7) is connected with the output terminal that target triggers FPGA control circuit (D9), and some I/O ends of injection/detection FPGA control circuit (D7) are connected with the bus of injecting IC test fixture (D8) respectively; Some input ends that target triggers FPGA control circuit (D9) are connected with address/periodic sampling IC test fixture (D10) bus; The input end that monitors single chip machine controlling circuit (D11) is connected with the output terminal of watchdog circuit (D12), and the input end of watchdog circuit (D12) is connected with the input end of connector (D14).
2, the bridging type fault injection device of fault-tolerant computer system according to claim 1, it is characterized in that described clock circuit (D4) is made up of the clock source (D41) and multiselect one switch (D40) of several different frequencies, the clock signal output terminal in each clock source (D41) is connected with a plurality of input ends of multiselect one switch (D40) respectively, and the output terminal of multiselect one switch (D40) is connected with the clock signal input terminal that injects control single chip computer circuit (D3).
3, according to the bridging type fault injection device of the described fault-tolerant computer system of claim 1, it is characterized in that it has increased display (D13), the input end of display (D13) is connected with the output terminal that monitors single chip machine controlling circuit (D11).
4, the bridging type fault filling method of fault-tolerant computer system is characterized in that its method step is:
Step 1: system initialization;
Step 2: host (D1) sends fault parameter to injecting control single chip computer circuit (D3);
Step 3: inject the fault parameter that control single chip computer circuit (D3) reservoir host's machine (D1) sends;
Step 4: inject control single chip computer circuit (D3) to monitoring that single chip machine controlling circuit (D11) sends commencing signal;
Step 5: inject control single chip computer circuit (D3) and trigger FPGA control circuit (D9) transmission fault parameter to injection/detection FPGA control circuit (D7), target respectively;
Step 6: judge to trigger type and whether be trigger mode at random, if judged result is for being, then execution in step 7, if judged result is for denying that then execution in step 13;
Step 7: inject control single chip computer circuit (D3) and trigger commencing signal at random to injection/detection FPGA control circuit (D7) transmission;
Step 8: injection/detection FPGA control circuit (D7) is carried out fault and is injected, and collects fault simultaneously and injects object information;
Step 9: inject the temporal information that control single chip computer circuit (D3) reception injection/detection FPGA control circuit (D7) fault injection object information that sends and the goal systems that monitors single chip machine controlling circuit (D11) transmission restart;
Step 10: whether failure judgement is injected and to be finished, if judged result is for being that then execution in step 11, if not, then return execution in step 9;
Step 11: inject control single chip computer circuit (D3) and send fault to host (D1) and inject the temporal information that object information and goal systems restart;
Step 12: fault injection object information and the goal systems status information that control single chip computer circuit (D3) sends injected in host (D1) statistics, demonstration, returns execution in step 2;
Step 13: inject control single chip computer circuit (D3) and trigger FPGA control circuit (D9) transmission commencing signal to target;
Step 14: target triggers FPGA control circuit (D9) and begins to carry out target triggering work, sends target to injection/detection FPGA control circuit (D7) and triggers commencing signal, and execution in step 8 then.
5, the bridging type fault filling method of fault-tolerant computer system according to claim 4 is characterized in that the inner method step of described host (D1) is:
Step 21: the encapsulation of select target chip;
Step 22: selection will be carried out target pin and the corresponding fault value that fault is injected;
Step 23: the time type of injecting fault is set,
The time type that can be provided with has: permanent fault, transient fault, intermittent fault,
When selecting transient fault, the duration need be set,
When selecting intermittent fault, duration, interval time, injection number of times need be set;
Step 24: the triggering type of injecting fault is set,
The fault that can be provided with triggers type has triggering at random, target to trigger,
When selecting target to trigger, address information and period type that fault is injected goal systems need be set, described period type comprises: memory-read cycle, memory write cycle, read the I/O cycle, write the I/O cycle;
Step 25: storage failure parameter;
Step 26: send fault parameter to injecting control single chip computer circuit (D3);
Step 27: wait for and inject the fault injection object information that control single chip computer circuit (D3) sends;
Step 28: statistics, demonstration fault are injected object information.
6, the bridging type fault filling method of fault-tolerant computer system according to claim 4 is characterized in that the internal operation step that triggers FPGA control circuit (D9) in described target is:
Step 30: receive the fault parameter information that control single chip computer circuit (D3) sends of injecting;
Step 31: wait for and inject the initiation command that control single chip computer circuit (D3) sends;
Step 32: address, the cycle information of gathering goal systems;
Step 33: whether the period type of judge gathering is the predetermined period type, if judged result is for being that then execution in step 34, if judged result is then returned execution in step 32 for denying;
Step 34: whether the address information of judge gathering is the address information of presetting, if judged result is for being that then execution in step 35, if judged result is then returned execution in step 32 for denying;
Step 35: send target to injection/detection FPGA control circuit (D7) and trigger commencing signal, return execution in step 31.
7, the bridging type fault filling method of fault-tolerant computer system according to claim 4 is characterized in that in the internal operation step of described injection/detection FPGA control circuit (D7) being:
Step 40: receive and inject the fault parameter that control single chip computer circuit (D3) sends;
Step 41: locking will be carried out pin and the default fault value that fault is injected according to fault parameter;
Step 42: wait for that the commencing signal of triggering at random of injection control single chip computer circuit (D3) transmission or the target that target triggers FPGA control circuit (D9) transmission trigger commencing signal;
Step 43: inject fault to locked pin according to fault parameter;
Step 44: failure judgement time type, if permanent fault, then execution in step 45; If transient fault, then execution in step 51; If intermittent fault, then execution in step 61;
Step 45: inject default fault value to the locking pin;
Step 46: the timer zero clearing picks up counting;
Step 47: the status information of gathering the pin that is injected into fault;
Step 48: judge whether timing time equals the permanent fault time, if judged result is then returned execution in step 47 for not, if judged result is for being that then execution in step 49;
Whether step 49: the fault that stops this pin is injected, effective according to the pin status information failure judgement injection of gathering, and forms fault and injects object information, execution in step 75;
Step 51: go into default fault value to locked target tube footnote;
Step 52: the timer zero clearing picks up counting;
Step 53: the status information of gathering the pin that is injected into fault;
Step 54: judge whether timing time equals the default duration, if judged result is then returned execution in step 53 for not, if judged result is for being that then execution in step 55;
Whether step 55: the fault that stops this pin is injected, effective according to the pin status information failure judgement injection of gathering, and forms fault and injects object information, execution in step 75;
Step 61: counter O reset;
Step 62: inject default fault value to the locking pin;
Step 63: the timer zero clearing picks up counting;
Step 64: the status information of gathering the pin that is injected into fault;
Step 65: judge whether timing time equals the default duration, if judged result is then returned execution in step 64 for not, if judged result is for being that then execution in step 66;
Step 66: the fault that stops this pin is injected, and judges according to the status information of gathering whether the fault injection of this pin is effective, forms fault and injects object information;
Step 67: counter adds 1;
Step 68: judge whether counter equals default and inject number of times, if judged result is for being, then execution in step 75, if judged result is for denying that then execution in step 69;
Step 69: the timer zero clearing, restart timing;
Step 70: judge whether timing time equals preset interval time, if judged result then continues execution in step 70 for not, if judged result is for being then to return execution in step 62;
Step 75: the fault that sends this pin is injected object information to injecting control single chip computer circuit (D3).
8, the bridging type fault filling method of fault-tolerant computer system according to claim 4 is characterized in that in the internal operation step of described supervision single chip machine controlling circuit (D11) being:
Step 80: wait for and inject the commencing signal that control single chip computer circuit (D3) sends;
Step 81: the status information of obtaining goal systems;
Step 82: judge whether the goal systems state is the deadlock state, if judged result is for being, execution in step 83 is if judged result is returned execution in step 81 for not;
Step 83: monitor that single chip machine controlling circuit (D11) resets;
Step 84: the timer timing of starting from scratch;
Step 85: obtain the goal systems status information;
Step 86: judging whether goal systems restarts finishes, if judged result is for being that then execution in step 87, if judged result is then returned execution in step 85 for not;
Step 87: timer stops timing, sends the timer time to injecting control single chip computer circuit (D3), returns execution in step 81.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB2006101510774A CN100350390C (en) | 2006-11-29 | 2006-11-29 | Bridging type fault injection apparatus and method of fault-tolerant computer system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB2006101510774A CN100350390C (en) | 2006-11-29 | 2006-11-29 | Bridging type fault injection apparatus and method of fault-tolerant computer system |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN1952905A CN1952905A (en) | 2007-04-25 |
| CN100350390C true CN100350390C (en) | 2007-11-21 |
Family
ID=38059257
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CNB2006101510774A Expired - Fee Related CN100350390C (en) | 2006-11-29 | 2006-11-29 | Bridging type fault injection apparatus and method of fault-tolerant computer system |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN100350390C (en) |
Families Citing this family (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101783184B (en) * | 2010-01-15 | 2013-10-16 | 哈尔滨工业大学 | Double data rate 2 (DDR2) memory failure injecting tool and injecting method based on field programmable gate array (FPGA) |
| CN102222032B (en) * | 2011-05-20 | 2013-10-30 | 哈尔滨工业大学 | Fault injection method of fault injection device of 1394 bus |
| CN102270173A (en) * | 2011-07-21 | 2011-12-07 | 哈尔滨工业大学 | Fault injection tool based on SCSI (small computer system interface) driver layer |
| CN103001818B (en) * | 2011-09-16 | 2015-09-02 | 北京旋极信息技术股份有限公司 | A kind of fault filling method and system |
| BR112014007425A2 (en) * | 2011-09-29 | 2017-04-04 | Intel Corp | equipment for injecting errors into a memory, computer system and method for injecting errors into a memory |
| CN104484255B (en) * | 2014-12-02 | 2016-06-01 | 北京空间飞行器总体设计部 | A kind of verification system level single-particle soft error misses the direct fault location device of protective capacities |
| US9612893B2 (en) * | 2015-05-11 | 2017-04-04 | Silicon Laboratories Inc. | Peripheral watchdog timer |
| CN108228373B (en) * | 2017-12-26 | 2021-05-25 | 中国信息通信研究院 | Chip fault injection detection equipment and method |
| CN113595763B (en) * | 2021-06-30 | 2022-11-25 | 清华大学 | Fault-tolerant control method and device, fault-tolerant controller and storage medium |
| CN115563017B (en) * | 2022-11-10 | 2023-03-24 | 成都麟通科技有限公司 | Test system and method based on bus injection and computer equipment |
| CN117539216A (en) * | 2023-04-25 | 2024-02-09 | 北京芯思维科技有限公司 | Method and device for injecting periodic transient faults of control chip |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20050102565A1 (en) * | 2003-10-22 | 2005-05-12 | Barr Andrew H. | Fault-tolerant multi-core microprocessing |
| CN1658381A (en) * | 2004-02-21 | 2005-08-24 | 华为技术有限公司 | Method and device for implant logical fault |
| CN1740980A (en) * | 2004-08-29 | 2006-03-01 | 华为技术有限公司 | Fault filling method and apparatus based on programmable logical device |
-
2006
- 2006-11-29 CN CNB2006101510774A patent/CN100350390C/en not_active Expired - Fee Related
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20050102565A1 (en) * | 2003-10-22 | 2005-05-12 | Barr Andrew H. | Fault-tolerant multi-core microprocessing |
| CN1658381A (en) * | 2004-02-21 | 2005-08-24 | 华为技术有限公司 | Method and device for implant logical fault |
| CN1740980A (en) * | 2004-08-29 | 2006-03-01 | 华为技术有限公司 | Fault filling method and apparatus based on programmable logical device |
Non-Patent Citations (1)
| Title |
|---|
| 嵌入式故障注入器HFI-4的研究与设计 董俞，曲峰，刘宏伟，崔刚.小型微型计算机系统，第24卷第12期 2003 * |
Also Published As
| Publication number | Publication date |
|---|---|
| CN1952905A (en) | 2007-04-25 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN100350390C (en) | Bridging type fault injection apparatus and method of fault-tolerant computer system | |
| CN1882915A (en) | Apparatus and method for time ordering events in a system having multiple time domains | |
| CN1183706C (en) | Operation and maintenance of clock distribution networks having redundancy | |
| CN1781082A (en) | A high performance serial bus testing method | |
| RU2405192C2 (en) | Method and device for adjustment of multi-nuclear system | |
| CN105446933B (en) | The debugging system and adjustment method of multi-core processor | |
| CN1945547A (en) | Embedded fault injection system and its method | |
| CN104125504B (en) | Deployment method, device and system based on continuous integration | |
| CN1928573A (en) | Fault diagnosis apparatus and method for system-on-chip (soc) | |
| CN1740980A (en) | Fault filling method and apparatus based on programmable logical device | |
| CN104515951A (en) | Board-level embedded test controller and board-level embedded test method | |
| CN103852709A (en) | Test system and method of circuit board function and electronic component on circuit board | |
| CN101034365A (en) | Failure diagnosis method, device and system for PCI system | |
| CN104572442A (en) | In-chip program checking system for programmable logic chip | |
| CN1904850A (en) | Method for implementing real-time monitoring performance information of embedded operating system | |
| CN1764903A (en) | Diagnostic data capture within an integrated circuit | |
| CN111090039A (en) | FPGA function test method and device | |
| CN1671110A (en) | An automatic fault location method and system | |
| CN102541705B (en) | Testing method for computer and tooling plate | |
| CN1383156A (en) | Single chip processor with dynamic ageing testing function and dynamic ageing testing method | |
| CN1275126C (en) | Information processing system and controlling method thereof | |
| CN110988662A (en) | Signal debugging system and method based on FPGA prototype verification development board | |
| CN116401086A (en) | Test method, device, equipment and medium for memory funnel error reporting mechanism | |
| CN1202996A (en) | Clock selector system | |
| CN1567232A (en) | Testing device and method for flush-bonding system |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| C17 | Cessation of patent right | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20071121 Termination date: 20121129 |