CH619072A5 - - Google Patents

Download PDF

Info

Publication number
CH619072A5
CH619072A5 CH1215777A CH1215777A CH619072A5 CH 619072 A5 CH619072 A5 CH 619072A5 CH 1215777 A CH1215777 A CH 1215777A CH 1215777 A CH1215777 A CH 1215777A CH 619072 A5 CH619072 A5 CH 619072A5
Authority
CH
Switzerland
Prior art keywords
zone
isolation
insulation
diffusion
concentration
Prior art date
Application number
CH1215777A
Other languages
German (de)
English (en)
Inventor
Robert Lee Ayers
Raymond Weaver Hamaker
Original Assignee
Ibm
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ibm filed Critical Ibm
Publication of CH619072A5 publication Critical patent/CH619072A5/de

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76Making of isolation regions between components
    • H01L21/761PN junctions
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0603Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
    • H01L29/0607Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration
    • H01L29/0611Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices
    • H01L29/0615Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE]

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Ceramic Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Element Separation (AREA)
  • Bipolar Transistors (AREA)
  • Electroluminescent Light Sources (AREA)
CH1215777A 1976-10-28 1977-10-05 CH619072A5 (xx)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US05/736,646 US4113512A (en) 1976-10-28 1976-10-28 Technique for preventing forward biased epi-isolation degradation

Publications (1)

Publication Number Publication Date
CH619072A5 true CH619072A5 (xx) 1980-08-29

Family

ID=24960699

Family Applications (1)

Application Number Title Priority Date Filing Date
CH1215777A CH619072A5 (xx) 1976-10-28 1977-10-05

Country Status (12)

Country Link
US (1) US4113512A (xx)
JP (1) JPS5354490A (xx)
BR (1) BR7706777A (xx)
CA (1) CA1057419A (xx)
CH (1) CH619072A5 (xx)
DE (1) DE2746700A1 (xx)
ES (1) ES463621A1 (xx)
FR (1) FR2369687A1 (xx)
GB (1) GB1584990A (xx)
IT (1) IT1114162B (xx)
NL (1) NL7711278A (xx)
SE (1) SE431272B (xx)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4178190A (en) * 1975-06-30 1979-12-11 Rca Corporation Method of making a bipolar transistor with high-low emitter impurity concentration
US5041896A (en) * 1989-07-06 1991-08-20 General Electric Company Symmetrical blocking high voltage semiconductor device and method of fabrication
TW274628B (xx) * 1994-06-03 1996-04-21 At & T Corp
JP3408098B2 (ja) * 1997-02-20 2003-05-19 キヤノン株式会社 固体撮像装置及びx線撮像装置

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB1050805A (xx) * 1964-06-23 1900-01-01
US3551760A (en) * 1966-03-28 1970-12-29 Hitachi Ltd Semiconductor device with an inversion preventing layer formed in a diffused region
US3653988A (en) * 1968-02-05 1972-04-04 Bell Telephone Labor Inc Method of forming monolithic semiconductor integrated circuit devices
US3631311A (en) * 1968-03-26 1971-12-28 Telefunken Patent Semiconductor circuit arrangement with integrated base leakage resistance
US3964705A (en) * 1970-12-23 1976-06-22 Bassani S.P.A. Frame for the mounting of interchangeable electrical units
US3697827A (en) * 1971-02-09 1972-10-10 Unitrode Corp Structure and formation of semiconductors with transverse conductivity gradients
US3760239A (en) * 1971-06-09 1973-09-18 Cress S Coaxial inverted geometry transistor having buried emitter
DE2241600A1 (de) * 1971-08-26 1973-03-01 Dionics Inc Hochspannungs-p-n-uebergang und seine anwendung in halbleiterschaltelementen, sowie verfahren zu seiner herstellung
US3921199A (en) * 1973-07-31 1975-11-18 Texas Instruments Inc Junction breakdown voltage by means of ion implanted compensation guard ring
US4021270A (en) * 1976-06-28 1977-05-03 Motorola, Inc. Double master mask process for integrated circuit manufacture

Also Published As

Publication number Publication date
ES463621A1 (es) 1978-07-01
JPS5354490A (en) 1978-05-17
DE2746700C2 (xx) 1988-12-22
GB1584990A (en) 1981-02-18
US4113512A (en) 1978-09-12
FR2369687A1 (fr) 1978-05-26
CA1057419A (en) 1979-06-26
BR7706777A (pt) 1978-08-22
JPS5424270B2 (xx) 1979-08-20
SE431272B (sv) 1984-01-23
IT1114162B (it) 1986-01-27
SE7711985L (sv) 1978-04-29
NL7711278A (xx) 1978-05-03
DE2746700A1 (de) 1978-05-11
FR2369687B1 (xx) 1980-08-01

Similar Documents

Publication Publication Date Title
DE3509899C2 (de) MOS-Transistoranordnung mit veränderlicher Leitfähigkeit
DE68925116T2 (de) In gemischter Technologie hergestellte integrierte Schaltung mit CMOS-Strukturen und leistungsfähigen lateralen Bipolartransistoren mit erhöhter Early-Spannung und Herstellungsverfahren dafür
DE2812740A1 (de) Verfahren zum herstellen einer vertikalen, bipolaren integrierten schaltung
DE2823967C2 (xx)
DE3545040C2 (de) Verfahren zur Herstellung einer vergrabenen Schicht und einer Kollektorzone in einer monolithischen Halbleitervorrichtung
DE2752439A1 (de) Verfahren zur herstellung von silicium-halbleiteranordnungen unter einsatz einer ionenimplantation und zugehoerige halbleiteranordnung
DE69315279T2 (de) Feldeffekttransistor mit Struktur zum Verhindern des Heisse-Elektronen-Effekts und Verfahren zur Herstellung
DE68910169T2 (de) Verfahren zur Herstellung einer auf einem N-Typ-Substrat integrierten Schaltung, umfassend vertikale PNP- und NPN-Transistoren, die voneinander isoliert sind.
DE2517690B2 (de) Verfahren zum Herstellen eines Halbleiterbauelements
DE1162488B (de) Halbleiterbauelement mit zwei Elektroden an einer Zone und Verfahren zum Betrieb
DE1948921A1 (de) Halbleiterbauelement,insbesondere monolithischer integrierter Schaltkreis und Verfahren zu seiner Herstellung
DE1259469B (de) Verfahren zur Herstellung von inversionsschichtfreien Halbleiteruebergaengen
DE1614852B2 (de) Verfahren zur Herstellung einer integrierten Halbleiterschaltung mit einem NPN-Transistor, einem PNP-Transistor und weiteren Schaltungselementen
DE2558925C2 (de) Verfahren zur Herstellung einer integrierten Injektions-Schaltungsanordnung
DE1229650B (de) Verfahren zum Herstellen eines Halbleiter-bauelementes mit pn-UEbergang nach der Planar-Diffusionstechnik
CH619072A5 (xx)
DE2236897B2 (xx)
DE2442926A1 (de) Herstellungsverfahren und integrierter schaltungsbaustein mit einem transistor fuer hohe betriebsspannungen
DE1914745A1 (de) Halbleiterbauelement mit mindestens einem UEbergang
DE2219696C3 (de) Verfarhen zum Herstellen einer monolithisch integrierten Halbleiteranordnung
DE2439535A1 (de) Verfahren zum eindiffundieren aktiver stoerelemente in halbleitermaterialien
DE1564170C3 (de) Halbleiterbauelement hoher Schaltgeschwindigkeit und Verfahren zu seiner Herstellung
DE2507038C3 (de) Inverser Planartransistor und Verfahren zu seiner Herstellung
DE1464921B2 (de) Verfahren zum herstellen einer halbleiteranordnung
DE19752052A1 (de) Halbleitervorrichtung und Herstellungsverfahren

Legal Events

Date Code Title Description
PL Patent ceased