CA3075163A1 - Correction d'erreur quantique - Google Patents

Correction d'erreur quantique Download PDF

Info

Publication number
CA3075163A1
CA3075163A1 CA3075163A CA3075163A CA3075163A1 CA 3075163 A1 CA3075163 A1 CA 3075163A1 CA 3075163 A CA3075163 A CA 3075163A CA 3075163 A CA3075163 A CA 3075163A CA 3075163 A1 CA3075163 A1 CA 3075163A1
Authority
CA
Canada
Prior art keywords
quantum
processor
layer
processing
classical
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CA3075163A
Other languages
English (en)
Other versions
CA3075163C (fr
Inventor
Austin Greig FOWLER
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Google LLC
Original Assignee
Google LLC
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Google LLC filed Critical Google LLC
Publication of CA3075163A1 publication Critical patent/CA3075163A1/fr
Application granted granted Critical
Publication of CA3075163C publication Critical patent/CA3075163C/fr
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
    • G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
    • G06F11/1008—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices
    • G06F11/1044—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices with specific ECC/EDC distribution
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06N—COMPUTING ARRANGEMENTS BASED ON SPECIFIC COMPUTATIONAL MODELS
    • G06N10/00—Quantum computing, i.e. information processing based on quantum-mechanical phenomena
    • G06N10/70—Quantum error correction, detection or prevention, e.g. surface codes or magic state distillation
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B82—NANOTECHNOLOGY
    • B82Y—SPECIFIC USES OR APPLICATIONS OF NANOSTRUCTURES; MEASUREMENT OR ANALYSIS OF NANOSTRUCTURES; MANUFACTURE OR TREATMENT OF NANOSTRUCTURES
    • B82Y10/00—Nanotechnology for information processing, storage or transmission, e.g. quantum computing or single electron logic
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06N—COMPUTING ARRANGEMENTS BASED ON SPECIFIC COMPUTATIONAL MODELS
    • G06N10/00—Quantum computing, i.e. information processing based on quantum-mechanical phenomena
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06N—COMPUTING ARRANGEMENTS BASED ON SPECIFIC COMPUTATIONAL MODELS
    • G06N10/00—Quantum computing, i.e. information processing based on quantum-mechanical phenomena
    • G06N10/40—Physical realisations or architectures of quantum processors or components for manipulating qubits, e.g. qubit coupling or qubit control
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06N—COMPUTING ARRANGEMENTS BASED ON SPECIFIC COMPUTATIONAL MODELS
    • G06N10/00—Quantum computing, i.e. information processing based on quantum-mechanical phenomena
    • G06N10/60—Quantum algorithms, e.g. based on quantum optimisation, quantum Fourier or Hadamard transforms

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Mathematical Physics (AREA)
  • Evolutionary Computation (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • Computing Systems (AREA)
  • Data Mining & Analysis (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Computational Mathematics (AREA)
  • Artificial Intelligence (AREA)
  • Computer Hardware Design (AREA)
  • Chemical & Material Sciences (AREA)
  • Nanotechnology (AREA)
  • Quality & Reliability (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Debugging And Monitoring (AREA)
  • Detection And Correction Of Errors (AREA)
  • Optical Communication System (AREA)

Abstract

La présente invention concerne un appareil de correction d'erreur quantique. L'appareil comprend un réseau de curs de traitement, chaque cur de traitement comprenant : un processeur sur une première puce ; et un cache de processeur sur la première puce ; et un bus pour interconnecter des curs de traitement voisins dans le réseau de curs de traitement ; chaque cur de traitement comprenant : un code de commande qui, lorsqu'il est exécuté par le processeur, amène le processeur à accéder à une mémoire cache de processeur d'au moins un cur de traitement voisin.
CA3075163A 2017-09-13 2017-09-13 Correction d'erreur quantique Active CA3075163C (fr)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/US2017/051290 WO2019054995A1 (fr) 2017-09-13 2017-09-13 Correction d'erreur quantique

Publications (2)

Publication Number Publication Date
CA3075163A1 true CA3075163A1 (fr) 2019-03-21
CA3075163C CA3075163C (fr) 2022-11-01

Family

ID=59982484

Family Applications (1)

Application Number Title Priority Date Filing Date
CA3075163A Active CA3075163C (fr) 2017-09-13 2017-09-13 Correction d'erreur quantique

Country Status (8)

Country Link
US (3) US11449385B2 (fr)
EP (2) EP4216112A1 (fr)
JP (1) JP6884273B2 (fr)
KR (1) KR20200052367A (fr)
CN (1) CN111417967B (fr)
AU (3) AU2017431392B2 (fr)
CA (1) CA3075163C (fr)
WO (1) WO2019054995A1 (fr)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
AU2018230642A1 (en) * 2017-03-10 2019-10-24 Rigetti & Co., Inc. Modular control in a quantum computing system
KR20200052367A (ko) * 2017-09-13 2020-05-14 구글 엘엘씨 양자 오류 수정
US11710058B2 (en) 2018-06-30 2023-07-25 Intel Corporation Apparatus and method for recompilation of quantum circuits to compensate for drift in a quantum computer
US11663291B2 (en) * 2020-06-12 2023-05-30 Accenture Global Solutions Limited Quantum computation for cost optimization problems
JP7242743B2 (ja) 2021-04-08 2023-03-20 株式会社メルカリ システム、情報処理方法及びプログラム
US11875228B2 (en) * 2022-01-27 2024-01-16 Red Hat, Inc. Classifying quantum errors

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7875876B1 (en) * 2006-06-15 2011-01-25 Hrl Laboratories, Llc Scalable quantum computer
WO2008155833A1 (fr) 2007-06-20 2008-12-24 Fujitsu Limited Dispositif de commande de mémoire cache et procédé de commande de mémoire cache
JP4786727B2 (ja) * 2009-03-27 2011-10-05 株式会社東芝 量子計算方法、量子計算機およびプログラム
WO2013101123A1 (fr) 2011-12-29 2013-07-04 Intel Corporation Reprise sur erreurs utilisant une redondance implicite
WO2015178992A2 (fr) * 2014-02-28 2015-11-26 Rigetti & Co., Inc. Traitement de signaux dans un système informatique quantique
JP6213366B2 (ja) * 2014-04-25 2017-10-18 富士通株式会社 演算処理装置とその制御方法
ES2787623T3 (es) * 2014-11-03 2020-10-16 Newsouth Innovations Pty Ltd Procesador cuántico
US10283696B2 (en) * 2015-06-30 2019-05-07 International Business Machines Corporation Architecture for coupling quantum bits using localized resonators
US9985193B2 (en) * 2015-06-30 2018-05-29 International Business Machines Corporation Architecture for coupling quantum bits using localized resonators
US9614532B1 (en) * 2015-12-17 2017-04-04 International Business Machines Corporation Single-flux-quantum probabilistic digitizer
US10275717B2 (en) * 2016-06-02 2019-04-30 Google Llc Training quantum evolutions using sublogical controls
KR20200052367A (ko) * 2017-09-13 2020-05-14 구글 엘엘씨 양자 오류 수정

Also Published As

Publication number Publication date
CN111417967B (zh) 2024-06-18
US20220382626A1 (en) 2022-12-01
AU2022203842B2 (en) 2023-08-24
JP2020533705A (ja) 2020-11-19
CA3075163C (fr) 2022-11-01
US11449385B2 (en) 2022-09-20
EP4216112A1 (fr) 2023-07-26
AU2017431392B2 (en) 2021-01-21
AU2017431392A1 (en) 2020-04-02
EP3682382B1 (fr) 2023-04-12
JP6884273B2 (ja) 2021-06-09
US20200278903A1 (en) 2020-09-03
WO2019054995A1 (fr) 2019-03-21
EP3682382A1 (fr) 2020-07-22
AU2022203842A1 (en) 2022-06-23
KR20200052367A (ko) 2020-05-14
US20240078152A1 (en) 2024-03-07
AU2021201029A1 (en) 2021-03-11
CN111417967A (zh) 2020-07-14
US11740962B2 (en) 2023-08-29
AU2021201029B2 (en) 2022-03-10

Similar Documents

Publication Publication Date Title
US11740962B2 (en) Quantum error correction
US11815937B2 (en) Quantum error correction
US11755941B2 (en) Geometry-based compression for quantum computing devices
Lin et al. HyScale-GNN: A scalable hybrid GNN training system on single-node heterogeneous architecture
US20230153604A1 (en) Performing simulations using machine learning
CN118627637A (en) Quantum error correction
Bach et al. Re-structuring CNN using quantum layer executed on FPGA hardware for classifying 2-D data

Legal Events

Date Code Title Description
EEER Examination request

Effective date: 20200306

EEER Examination request

Effective date: 20200306

EEER Examination request

Effective date: 20200306