CA2974821A1 - Passive phased injection locked circuit - Google Patents
Passive phased injection locked circuit Download PDFInfo
- Publication number
- CA2974821A1 CA2974821A1 CA2974821A CA2974821A CA2974821A1 CA 2974821 A1 CA2974821 A1 CA 2974821A1 CA 2974821 A CA2974821 A CA 2974821A CA 2974821 A CA2974821 A CA 2974821A CA 2974821 A1 CA2974821 A1 CA 2974821A1
- Authority
- CA
- Canada
- Prior art keywords
- ring
- ring oscillators
- input
- output
- phase
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/099—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop
- H03L7/0995—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop the oscillator comprising a ring oscillator
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03B—GENERATION OF OSCILLATIONS, DIRECTLY OR BY FREQUENCY-CHANGING, BY CIRCUITS EMPLOYING ACTIVE ELEMENTS WHICH OPERATE IN A NON-SWITCHING MANNER; GENERATION OF NOISE BY SUCH CIRCUITS
- H03B5/00—Generation of oscillations using amplifier with regenerative feedback from output to input
- H03B5/08—Generation of oscillations using amplifier with regenerative feedback from output to input with frequency-determining element comprising lumped inductance and capacitance
- H03B5/12—Generation of oscillations using amplifier with regenerative feedback from output to input with frequency-determining element comprising lumped inductance and capacitance active element in amplifier being semiconductor device
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
- H03K3/03—Astable circuits
- H03K3/0315—Ring oscillators
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
- H03K3/03—Astable circuits
- H03K3/0315—Ring oscillators
- H03K3/0322—Ring oscillators with differential cells
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
- H03K3/354—Astable circuits
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/02—Automatic control of frequency or phase; Synchronisation using a frequency discriminator comprising a passive frequency-determining element
- H03L7/04—Automatic control of frequency or phase; Synchronisation using a frequency discriminator comprising a passive frequency-determining element wherein the frequency-determining element comprises distributed inductance and capacitance
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
- H03L7/089—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses
- H03L7/0891—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses the up-down pulses controlling source and sink current generators, e.g. a charge pump
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
- H03L7/091—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector using a sampling device
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/24—Automatic control of frequency or phase; Synchronisation using a reference signal directly applied to the generator
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L2207/00—Indexing scheme relating to automatic control of frequency or phase and to synchronisation
- H03L2207/06—Phase locked loops with a controlled oscillator having at least two frequency control terminals
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L2207/00—Indexing scheme relating to automatic control of frequency or phase and to synchronisation
- H03L2207/10—Indirect frequency synthesis using a frequency multiplier in the phase-locked loop or in the reference signal path
Abstract
The present invention relates to passive phased injection locked circuit and ring-based voltage controlled oscillators. A passive phased injection locked circuit comprises first and second transmission lines, each has a plurality of discrete elements, that are operative to deley the phase of AC signal. Between the first and second transmission lines, a capacitor network is formed to advance the phases of the AC signal in concert along the transmission lines. For the ring-based voltage controlled oscillators, each of the first and second transmission lines has an odd number of discrete elements.
Description
TITLE OF THE INVENTION
[0001] PASSIVE PHASED INJECTION LOCKED CIRCUIT
CROSS-REFERENCE TO RELATED APPLICATIONS
[0001] PASSIVE PHASED INJECTION LOCKED CIRCUIT
CROSS-REFERENCE TO RELATED APPLICATIONS
[0002] This application claims the benefit of priority to US
Provisional Application No. 62/107,409 filed on January 24, 2015, the content of which is incorporated herein by reference in its entirety.
STATEMENT REGARDING FEDERALLY SPONSORED RESEARCH OR
DEVELOPMENT
Provisional Application No. 62/107,409 filed on January 24, 2015, the content of which is incorporated herein by reference in its entirety.
STATEMENT REGARDING FEDERALLY SPONSORED RESEARCH OR
DEVELOPMENT
[0003] N/A
NAMES OF THE PARTIES TO A JOINT RESEARCH AGREEMENT
NAMES OF THE PARTIES TO A JOINT RESEARCH AGREEMENT
[0004] N/A
BACKGROUND OF THE INVENTION
Field of the Invention
BACKGROUND OF THE INVENTION
Field of the Invention
[0005] The present invention relates to passive phased injection locked circuit and ring-based voltage controlled oscillators.
Description of Related Art
Description of Related Art
[0006] Ring oscillators (or R0s) based on digital logic building blocks are a popular choice for multi-protocol phase-locked loops (or PLLs) operating in the 0.5-12GHz range due to their minimal area, wide-tuning range, low power consumption, scalability to and between sub-pm technologies, and general lack of required analog process extensions.
Compared to tuned, high-Q (or quality factor) Inductor-capacitor resonant (or LC) oscillators which target specific higher frequencies at the expense of an increased power and area trade-off, ROs have inferior phase noise performance which restricts their use to only non-critical applications.
Specifically, the "resonator" quality factor (or Q) of a ring oscillator is particularly low because the energy stored in every cycle at each output node capacitance is immediately discarded, then restored at the worst possible time at the resonator edges instead of at the ideal peak voltage as in an LC oscillator. In general, from a broad perspective, this lack of energy efficiency accounts for the well-known overall poor phase noise performance exhibited by state of the art ROs.
Compared to tuned, high-Q (or quality factor) Inductor-capacitor resonant (or LC) oscillators which target specific higher frequencies at the expense of an increased power and area trade-off, ROs have inferior phase noise performance which restricts their use to only non-critical applications.
Specifically, the "resonator" quality factor (or Q) of a ring oscillator is particularly low because the energy stored in every cycle at each output node capacitance is immediately discarded, then restored at the worst possible time at the resonator edges instead of at the ideal peak voltage as in an LC oscillator. In general, from a broad perspective, this lack of energy efficiency accounts for the well-known overall poor phase noise performance exhibited by state of the art ROs.
[0007] Other factors such as flicker (i.e. 1/f), shot, thermal, and white noise, which affect phase noise in both single-ended and differential ring oscillators, have been extensively studied over the last 20 years while integrated circuit implementation has been dedicated to applying these principles and developing circuitry to improve the performance of ROs in PLLs which operate in the multi-GHz range. The importance of doing so lies in the inherent non-feasibility of fabricating LC oscillators at smaller feature sizes due to large area and cost as well as the lack of necessary analog extensions being readily available for deep sub-pm CMOS
processes.
[0008j Among the various practices utilized to lower the phase noise of a ring oscillator operating in a phase-locked loop, two techniques which have been proven successful at smaller feature sizes stand out: including, 1) using additional injection locking (or IL) circuitry and 2) exploiting creative, yet strict symmetry in the ring design and physical layout. For instance, in J. Chien et al., "A pulse-position-modulation phase-noise-reduction technique for a 2-to-16CHz injection-locked ring oscillator in 20nm CMOS," ISSCC Dig. Tech. Papers, pp. 52-53, Feb. 2014, it uses precisely timed IL which yields extremely low phase noise results at frequencies up to 16GHz; while, in M. Chen et al., "A calibration-free 800MHz fractional-N digital PLL with embedded TDC," ISSCC Dig. Tech.
Papers, pp. 472-473, Feb. 2010, it presents a unique symmetrical differential RO which can loosely be classified as IL though the use of passive resistors. In W. Deng et al., "A 0.0066mm2 780pW fully synthesizable PLL with a current-output DAC and an interpolative phase-coupled oscillator using edge-injection technique," ISSCC Dig. Tech.
Papers, pp. 266-267, Feb. 2014, IL techniques are applied to an innovative, highly symmetric ring oscillator structure composed of 3 single-ended logic-based rings. In these examples, IL techniques require extra circuitry which may increase the power and/or area of an integrated circuit. Additionally, symmetry may require extra design time and area the BRIEF SUMMARY OF THE INVENTION
[0009] The present invention utilizes phase injection locking via a network of symmetrically placed passive metal interconnect coupling capacitors to reduce the phase noise of an inverter-based ring VCO. The result of the proposed RO design is a more energy efficient circuit which evenly distributes charge between the various nodes during oscillation.
Furthermore, the fundamental basic building blocks of the proposed ring oscillator are discussed in order to provide a straightforward methodology for expanding the design to work for multiple phases and a variety of frequencies in the 0.5-to-75.6GHz operating range. Using the aforementioned procedure, a variety of configurations of the VCO have been fabricated and tested in an all-digital 40nm TSMC CMOS process.
Also, a 0.8-to-28.2 GHz quadrature ring VCO was designed, fabricated, and physically tested with a PLL in the same process.
[0010] According to one aspect of the present invention, it provides a passive phased injected locked circuit.
[0011] According to another aspect of the present invention, it provides a voltage controlled oscillator, including first and second oscillators.
BRIEF DESCRIPTION OF THE SEVERAL VIEWS OF THE DRAWING
[0012] Embodiments of the present invention described are described by way of example with reference to the accompanying drawings.
[0013] Figure 1A is a block diagram of a capacitively phase-coupled circuit of a preferred embodiment of the present invention;
[0014] Figure I B is a block diagram of a capacitively phase-coupled ring voltage controlled oscillator of a preferred embodiment of the present invention;
[0015] Figure 2 is a block diagram of an expandable ring voltage controlled oscillator of another preferred embodiment of the current invention;
[0016] Figure 3 is a block diagram of a single-stage unit for voltage controlled oscillator or gyrator;
[0017] Figure 4 is a 4 x 3 quadrature ring voltage controlled oscillator of yet another preferred embodiment of the present invention;
[0018] Figure 5 shows a graph plot of Vc versus VCO output frequency for the Ceq turning bank;
[0019] Figures 6 shows experimental results of the ring voltage control oscillator structures;
[0020] Figure 7 shows comparison of ring voltage controlled oscillator based phase lock loop results in comparison with a state of the art examples;
[0021] Figure 8 shows an example of phase noise and output spectrum characteristics of the quadrature ring voltage controlled oscillator shown in Figure 4; and [0022] Figure 9 shows a an example of a die micrograph of the quadrature ring voltage controlled oscillator in a phase lock loop (or PLO
[0023]
DETAILED DESCRIPTION OF THE INVENTION
[0024] Figure 113 shows a block diagram of an inverter-based ring voltage controlled oscillator of the present invention, which uses phase injection locking via a network of symmetrically placed passive metal interconnect coupling capacitors Coq to reduce the phase noise thereof.
[0025] Two or more chains (or transmission lines) ri and r2 of circuit elements provide progressive signal delays Om and OBI along the chains (or transmission lines) when two out of phase AC signals are applied. When two chains are used they are 180 degrees out of phase, and the output of inverter Al shepherds the input of inverter B1 to the same phase angle by virtue of AC coupling through its Ceq capacitance link, thus directly AC
connecting Al output to B1 input. In return, at the same phase angle, inverter B1 output return shepherds inverter Al input to the exactly opposite phase angle.
[0026] Note that, in phase lock, there is no current through these coupling capacitors except the current that is needed to correct for parasitics. Thus as a result, ideally there is no change in voltage across the capacitors through a cycle: while the output of one inverter is at its peak, the input of the other inverter is also at its peak, etc. Here the value and matching of these coupling capacitors Ceq has insignificant effect in maintaining phase lock. No change in voltage means that there is no power being wasted, making the circuit ultra-high Q (Quality factor). In effect, the capacitor/inverter or inverting amplifier gain) masquerade as the dual of an inductor. A capacitor in the feedback becomes the dual of an inductor, which replaces radio frequency (RF) inductors with capacitors resulting in high Q. In addition, these "inductors" are evenly distributed.
An additional insight is that the resistance loss of a capacitor is low, unlike that of an inductor.
[0027] This results in an extremely high degree of spectral purity sine wave, arguably exceeding the spectral purity of an inductor based circuit.
That is to say that odd harmonics are almost non-existent, spawning a spectrally pure highly engineered design parameter in RE circuits. Using capacitors instead of inductors also evades inductive coupling unwanted external fields into these circuits.
[0028] As additional stages are added in Figure 1 B (inverters AN and BN), the Ceq capacitor network couples the two chains of elements together at inter-element cross connection points shepherding the phase angles into place, to injection lock the individual chains together.
[0029] The capacitors couple the two (or more) signal chains (or transmission lines) together insuring that the phases of the chains advance in concert along the elements in the chains, thus tightly coupling the signals together to provide a precise phase relationship.
[0030] This also works for coupling multiple phase angles together in that additive super-position sums to control the phase displacement as is used in Figure 4 below. Here there is a transfer capacitor current, but the stored charge is only moved around between directly connected capacitors and not dissipated through any transistor, maintaining a high distributed Q.
[0031] Because the phases of both signals are moving together along the capacitively coupled chains, the capacitors are not being externally re-charged or discharged as they couple the chains together. This leads to a phase lock circuit with wide ranging tunability, inductor-like quality and stability without using inductors.
[0032} Furthermore, opening the coupled loops of the r x s circuit, where r and s could be even or odd integers, will result in a discrete lumped transmission line circuit with inverting stages to ensure the propagation of signals through each row are phase locked together. This is shown in Figure 1A.
[0033] The number of circuit elements is arbitrary and the limit becomes infinite as the case with a wire. In the minimum extreme, the Differential Gyrator example of Figure 3, where the number of rows is r=2 and the number of stages is s=1, produces acceptable complementary phases with reasonable spectral purity and can run at frequencies approaching the cutoff frequencies of the inverting stages of Figure 3 Al and B1 inverting stages.
[0034] In order to make a ring voltage controlled oscillator the number of stages must be an odd positive integer while the number of rings may be any positive integer. The result of the RO design shown in Figure 18 is a more energy efficient circuit which evenly distributes charge
processes.
[0008j Among the various practices utilized to lower the phase noise of a ring oscillator operating in a phase-locked loop, two techniques which have been proven successful at smaller feature sizes stand out: including, 1) using additional injection locking (or IL) circuitry and 2) exploiting creative, yet strict symmetry in the ring design and physical layout. For instance, in J. Chien et al., "A pulse-position-modulation phase-noise-reduction technique for a 2-to-16CHz injection-locked ring oscillator in 20nm CMOS," ISSCC Dig. Tech. Papers, pp. 52-53, Feb. 2014, it uses precisely timed IL which yields extremely low phase noise results at frequencies up to 16GHz; while, in M. Chen et al., "A calibration-free 800MHz fractional-N digital PLL with embedded TDC," ISSCC Dig. Tech.
Papers, pp. 472-473, Feb. 2010, it presents a unique symmetrical differential RO which can loosely be classified as IL though the use of passive resistors. In W. Deng et al., "A 0.0066mm2 780pW fully synthesizable PLL with a current-output DAC and an interpolative phase-coupled oscillator using edge-injection technique," ISSCC Dig. Tech.
Papers, pp. 266-267, Feb. 2014, IL techniques are applied to an innovative, highly symmetric ring oscillator structure composed of 3 single-ended logic-based rings. In these examples, IL techniques require extra circuitry which may increase the power and/or area of an integrated circuit. Additionally, symmetry may require extra design time and area the BRIEF SUMMARY OF THE INVENTION
[0009] The present invention utilizes phase injection locking via a network of symmetrically placed passive metal interconnect coupling capacitors to reduce the phase noise of an inverter-based ring VCO. The result of the proposed RO design is a more energy efficient circuit which evenly distributes charge between the various nodes during oscillation.
Furthermore, the fundamental basic building blocks of the proposed ring oscillator are discussed in order to provide a straightforward methodology for expanding the design to work for multiple phases and a variety of frequencies in the 0.5-to-75.6GHz operating range. Using the aforementioned procedure, a variety of configurations of the VCO have been fabricated and tested in an all-digital 40nm TSMC CMOS process.
Also, a 0.8-to-28.2 GHz quadrature ring VCO was designed, fabricated, and physically tested with a PLL in the same process.
[0010] According to one aspect of the present invention, it provides a passive phased injected locked circuit.
[0011] According to another aspect of the present invention, it provides a voltage controlled oscillator, including first and second oscillators.
BRIEF DESCRIPTION OF THE SEVERAL VIEWS OF THE DRAWING
[0012] Embodiments of the present invention described are described by way of example with reference to the accompanying drawings.
[0013] Figure 1A is a block diagram of a capacitively phase-coupled circuit of a preferred embodiment of the present invention;
[0014] Figure I B is a block diagram of a capacitively phase-coupled ring voltage controlled oscillator of a preferred embodiment of the present invention;
[0015] Figure 2 is a block diagram of an expandable ring voltage controlled oscillator of another preferred embodiment of the current invention;
[0016] Figure 3 is a block diagram of a single-stage unit for voltage controlled oscillator or gyrator;
[0017] Figure 4 is a 4 x 3 quadrature ring voltage controlled oscillator of yet another preferred embodiment of the present invention;
[0018] Figure 5 shows a graph plot of Vc versus VCO output frequency for the Ceq turning bank;
[0019] Figures 6 shows experimental results of the ring voltage control oscillator structures;
[0020] Figure 7 shows comparison of ring voltage controlled oscillator based phase lock loop results in comparison with a state of the art examples;
[0021] Figure 8 shows an example of phase noise and output spectrum characteristics of the quadrature ring voltage controlled oscillator shown in Figure 4; and [0022] Figure 9 shows a an example of a die micrograph of the quadrature ring voltage controlled oscillator in a phase lock loop (or PLO
[0023]
DETAILED DESCRIPTION OF THE INVENTION
[0024] Figure 113 shows a block diagram of an inverter-based ring voltage controlled oscillator of the present invention, which uses phase injection locking via a network of symmetrically placed passive metal interconnect coupling capacitors Coq to reduce the phase noise thereof.
[0025] Two or more chains (or transmission lines) ri and r2 of circuit elements provide progressive signal delays Om and OBI along the chains (or transmission lines) when two out of phase AC signals are applied. When two chains are used they are 180 degrees out of phase, and the output of inverter Al shepherds the input of inverter B1 to the same phase angle by virtue of AC coupling through its Ceq capacitance link, thus directly AC
connecting Al output to B1 input. In return, at the same phase angle, inverter B1 output return shepherds inverter Al input to the exactly opposite phase angle.
[0026] Note that, in phase lock, there is no current through these coupling capacitors except the current that is needed to correct for parasitics. Thus as a result, ideally there is no change in voltage across the capacitors through a cycle: while the output of one inverter is at its peak, the input of the other inverter is also at its peak, etc. Here the value and matching of these coupling capacitors Ceq has insignificant effect in maintaining phase lock. No change in voltage means that there is no power being wasted, making the circuit ultra-high Q (Quality factor). In effect, the capacitor/inverter or inverting amplifier gain) masquerade as the dual of an inductor. A capacitor in the feedback becomes the dual of an inductor, which replaces radio frequency (RF) inductors with capacitors resulting in high Q. In addition, these "inductors" are evenly distributed.
An additional insight is that the resistance loss of a capacitor is low, unlike that of an inductor.
[0027] This results in an extremely high degree of spectral purity sine wave, arguably exceeding the spectral purity of an inductor based circuit.
That is to say that odd harmonics are almost non-existent, spawning a spectrally pure highly engineered design parameter in RE circuits. Using capacitors instead of inductors also evades inductive coupling unwanted external fields into these circuits.
[0028] As additional stages are added in Figure 1 B (inverters AN and BN), the Ceq capacitor network couples the two chains of elements together at inter-element cross connection points shepherding the phase angles into place, to injection lock the individual chains together.
[0029] The capacitors couple the two (or more) signal chains (or transmission lines) together insuring that the phases of the chains advance in concert along the elements in the chains, thus tightly coupling the signals together to provide a precise phase relationship.
[0030] This also works for coupling multiple phase angles together in that additive super-position sums to control the phase displacement as is used in Figure 4 below. Here there is a transfer capacitor current, but the stored charge is only moved around between directly connected capacitors and not dissipated through any transistor, maintaining a high distributed Q.
[0031] Because the phases of both signals are moving together along the capacitively coupled chains, the capacitors are not being externally re-charged or discharged as they couple the chains together. This leads to a phase lock circuit with wide ranging tunability, inductor-like quality and stability without using inductors.
[0032} Furthermore, opening the coupled loops of the r x s circuit, where r and s could be even or odd integers, will result in a discrete lumped transmission line circuit with inverting stages to ensure the propagation of signals through each row are phase locked together. This is shown in Figure 1A.
[0033] The number of circuit elements is arbitrary and the limit becomes infinite as the case with a wire. In the minimum extreme, the Differential Gyrator example of Figure 3, where the number of rows is r=2 and the number of stages is s=1, produces acceptable complementary phases with reasonable spectral purity and can run at frequencies approaching the cutoff frequencies of the inverting stages of Figure 3 Al and B1 inverting stages.
[0034] In order to make a ring voltage controlled oscillator the number of stages must be an odd positive integer while the number of rings may be any positive integer. The result of the RO design shown in Figure 18 is a more energy efficient circuit which evenly distributes charge
8 between the various nodes during oscillation, when comparing it with LC
oscillators. Furthermore, the fundamental basic building blocks of the ring oscillator of the present invention are subsequently considered in order to provide a straightforward methodology for expanding the design to work for multiple phases and a variety of frequencies in the 0.5-to-75.6GHz operating range when implemented in an all-digital 40nm TSMC CMOS
process as a baseline for translating to other IC process nodes. Using the aforementioned procedure, a 0.8-to-28,2 GHz quadrature ring VCO was designed, fabricated, and physically tested with a PLL in an all-digital 40nm TSMC CMOS process. The ring VCO could also be implemented in any CMOS or other semiconductor technology such as GaAs, GaN, or SiGe, to further increase the frequency range as desired.
[0035] The ring VCO circuit design disclosed herein is designed using an inverter-based ring oscillator structure ri or r2 of Figure 1 13. One advantage of using this type of RD is its simplicity. More importantly, rings of this nature can be built using basic circuit elements readily available in any given IC process. In fact, multiple-staged inverter-based ring oscillators are used extensively on practically all silicon dies for process monitoring. However, traditional ROs suffer from two major disadvantages which have limited their usefulness in I'LL designs: 1) poor jitter (noise) characteristics and 2) lack of spectral purity (distortion).
[0036] A design approach of the present invention is presented in Figure 1B, which takes two or more identical inverter-based staged-ROs and r2 and uses phase injection-locking via capacitive coupling Ceq to
oscillators. Furthermore, the fundamental basic building blocks of the ring oscillator of the present invention are subsequently considered in order to provide a straightforward methodology for expanding the design to work for multiple phases and a variety of frequencies in the 0.5-to-75.6GHz operating range when implemented in an all-digital 40nm TSMC CMOS
process as a baseline for translating to other IC process nodes. Using the aforementioned procedure, a 0.8-to-28,2 GHz quadrature ring VCO was designed, fabricated, and physically tested with a PLL in an all-digital 40nm TSMC CMOS process. The ring VCO could also be implemented in any CMOS or other semiconductor technology such as GaAs, GaN, or SiGe, to further increase the frequency range as desired.
[0035] The ring VCO circuit design disclosed herein is designed using an inverter-based ring oscillator structure ri or r2 of Figure 1 13. One advantage of using this type of RD is its simplicity. More importantly, rings of this nature can be built using basic circuit elements readily available in any given IC process. In fact, multiple-staged inverter-based ring oscillators are used extensively on practically all silicon dies for process monitoring. However, traditional ROs suffer from two major disadvantages which have limited their usefulness in I'LL designs: 1) poor jitter (noise) characteristics and 2) lack of spectral purity (distortion).
[0036] A design approach of the present invention is presented in Figure 1B, which takes two or more identical inverter-based staged-ROs and r2 and uses phase injection-locking via capacitive coupling Ceq to
9 provide a VCO with improved phase noise performance and spectral purity properties than state of the art RO designs, making the proposed ring VCO
design more comparable to those of LC-based ones. Additionally, the application of the proposed ring VCO offers many other desirable properties beyond low noise attributes including: ability to have precise quadrature with many additional phase outputs available, wide range tunability, inductor-like quality and stability without using inductors, full scalability to and between deep sub-pm IC process nodes, compact physical size with minimal sized inverters, and the ability to work at supply voltages at 1V and below, with extremely low power operation due to the capacitors not dumping their energy on a cycle by cycle basis as in a ring oscillator.
[0037] Figure 2 shows a block diagram of another embodiment of the present invention, where the ring VCO includes: 1) current-starved inverters 'AT, IAZ, IA3, lin, 62, and IB3 or 100 for control voltage (or control signal), either Vs or Vc, tuning, 2) two or more rings, ri, r2, made up of a number of odd current-starved inverter stages, si sN, and 3) relatively small interconnect symmetrically laid-out capacitors, Ceq or CO, to couple the phases of the neighboring input and output nodes of the rings, and optionally, 4) a logic-controlled bank of interconnect capacitors, Cl, C2, for wider frequency range tuning using transmission gate switches So, SC2.
[0038] The simplest unit form of the proposed ring VCO is the single-staged, double-ring differential oscillator as shown in Figure 3. If the input is connected to the output of its respective ring with an appropriate impedance, ZA, ZB, the 2x1 ring will possess a behavior likened to that of a gyrator in that the capacitive circuit acts inductively due to its structure. This is due to a capacitor in the amplifier loop creating a "gyrator" that can masquerade as an inductor which functions as its "dual'' circuit element. These capacitors phase-couple the input and output nodes of the stages together forming a distributed spiral virtual inductor as is shown in Figure 3. Figure 3 shows an example of a gyrator, which with row (or r) equal to 2, inverter stages (or s) equal to 1, which is not to be confused with a simple latch where r=1, s-2. In the latter case, the inverters act in series and do not oscillate due to oscillation conditions not being satisfied. The differential gyrator must be strictly cross-coupled in the layout of the circuit and additionally, ZA and ZB must be set appropriately to bias the inverting amplifiers in their active region.
Additionally, the requirements for oscillation can be expedited via sufficient delay through the layout wire parasitics, which are readily found on any chip due to imperfect isolation and slight process variation, and therefore should be used to an advantage in this circuit. Although exploratory examples of this gyrator point to very high frequencies being obtainable up to 75.6GHz in 40mn CMOS, the circuit suffers from poorer phase noise performance as compared to multiple stages of s-3 and higher. This is due to the noise being correlated to a minimum number of nodes. Increasing the number of nodes to 3 or 5 significantly improves the performance of the proposed ring VCO. Silicon measurements showing this can be found in Figures 6 and 7.
[0039] The single-stage unit of Figure 3 may be easily expanded to a more useful ring VCO which provides multiple phases. The output phases available for the r x s tuned ring VCO may be found at every a:
0 = 4 of phases available= r * s where s is an odd, positive integer representing the number of inverter stages in a single ring;
r is a positive integer greater than 1 representing the number of rows.
[0040] For the ring VCO in Figure 2, there are s=3 ring inverter stages and r=2 rows connected by neighboring node capacitances. 0 for this example is then calculated to be 60 ; therefore, there are 6 output phases available at 0 , 60 , 120 , 180 , 240 , and 300 in this ring.
[0041] The conventional implementation uses current-starved inverters, but any inverter-type of implementation may be used. In this case, the frequency of a general r x s ring VCO is governed by the propagation delay of the s current-starved inverters in a single ring. The finely-tuned VCO output frequency, fvco, is controlled by means of Vc, by starving current through either the top (PMOS) 101 or bottom (NMOS) 102 transistors shown Figure 2; in the present invention, the bottom NMOS
transistors 102 were used as the inverters' current control. The inverters 101 and 102 symmetrically self-bias around their midpoint. Optionally, four is also affected by the intentional loading by the tuning capacitor(s) and any switch and wiring path resistance at each node; for instance, increasing the capacitance and/or resistance lowers four.
[0042] The general output frequency of an r x s VCO may be found by the following equation:
fvco =
-total -ring+r interconnect (2sTpd) + (2(r ¨ 1.)ReqCeq) where Tpd is the propagation delay of a single inverter in the ring;
2(r-1) is the number of node connections to the neighboring row(s);
Ceq is the parallel combination of the coupling capacitors CO-2 that are in-use; and Reg is the equivalent parallel resistance of the wired path and any switch resistance connected to the coupling capacitors in use.
[0043] Parasitic capacitances should be factored into this equation for accuracy. This basic r x s ring VCO structure is reconfigurable to allow for a variety of phases (e.g. by adjusting r and s) and frequencies (e.g. by varying the Vc for fine tuning and C., for course), an example of this will be presented in the next section for the quadrature configuration. Also, for the VCO to produce the desired phases, at least one stage in each row must be cross coupled to the other stage(s) in the other row(s).
[00441 Figure 4 shows a block diagram of a tuned ring 4x3 VCO, which further shows such expansion of the r x s ring oscillator. In this case, 4 of the 12 phases have been used to produce the quadrature outputs for the PLL.
[0045] The 3D cross section of VCO in the upper left of Figure 4 provides an illustration of how charge is differentially cross-coupled within the ring through relatively small yet symmetrically laid-out, spirally-linked neighboring interconnect capacitances at every node. The charge coupling path creates a continuous, virtual inductor, adding to the resonance purity of the ring VCO though passive, balanced IL via capacitive charge coupling.
A capacitor in a feedback path of the oscillator acts much like an inductor allowing the VCO to operate in a linear (i.e. sine-wave) to produce the quadrature outputs for the PLL.
[0046] The 3D cross section of VCO in the upper left of Figure 4 further provides an illustration of how charge is differentially cross-coupled within the ring through relatively small yet symmetrically laid-out, spirally-linked neighboring interconnect capacitances at every node. The charge coupling path creates a continuous, virtual inductor, adding to the resonance purity of the ring VCO. A capacitor in a feedback path of the oscillator acts much like an inductor allowing the VCO to operate in a linear (i.e. high-quality sine-wave) mode, similar to an LC oscillator as opposed to a RO which operates in a switching mode. This provides low distortion which can be seen in the Experimental Results section including Figures 6 to 8. All of the inverters are operating in concert to produce a single sine wave cycle in precisely equal incremental phase steps. This distributed pseudo-inductor causes the energy lost during a cycle to be restored at the phase angle that adds minimal noise (i.e. jitter), which is the exact opposite of a conventional ring oscillator where energy is added at the most jitter sensitive phase angle. Lastly, the wide operating range of the proposed ring VCO is due to the digital logic-controlled bank composed of 3 symmetrically laid-out interconnect coupling capacitors, allowing for coarse tuning over 4 overlapping frequency ranges shown in Figure 5.
[0047] Figures 6 shows overviews of the silicon measurements of a variety of expansions of the ring VCO structure and the proposed quadrature ring VCO implemented inside a charge pump PLL, all of which were fabricated in a 40nm all-digital CMOS process and tested. A
micrograph of the proposed 4x3 quadrature VCO in the I'LL is shown in Figure 9 and the phase noise and output spectrum are shown in Figure 8.
Figure 7 compares the proposed 4x3 ring VCO results to state of the art examples.
[00481 This work has introduced an expandable structure for a tunable wide-operating range capacitively phase-coupled low noise, low power ring-based VCO for use in multi-GHz PLLs. Using this technique, a quadrature ring-based VCO was implemented in an all-digital 40nm TSMC
CMOS process. Most notably, the proposed 4x3 ring VCO occupies an area of 0.0024mm2, consumes a power of 0.88mW at a 1.0V supply voltage, and possesses a phase noise of -124.5dBc/Hz at the 10MHz offset for a carrier frequency of 28.0GHz. Furthermore, this work has the widest reported operating frequency range of any published VCO from 0.8-to-28.2 GHz. The VCO FOM is also the best reported for ring-based VCOs and is comparable to that of LC oscillators due to the passively-phase coupled IL symmetric ring topology and inherent low power operation.
design more comparable to those of LC-based ones. Additionally, the application of the proposed ring VCO offers many other desirable properties beyond low noise attributes including: ability to have precise quadrature with many additional phase outputs available, wide range tunability, inductor-like quality and stability without using inductors, full scalability to and between deep sub-pm IC process nodes, compact physical size with minimal sized inverters, and the ability to work at supply voltages at 1V and below, with extremely low power operation due to the capacitors not dumping their energy on a cycle by cycle basis as in a ring oscillator.
[0037] Figure 2 shows a block diagram of another embodiment of the present invention, where the ring VCO includes: 1) current-starved inverters 'AT, IAZ, IA3, lin, 62, and IB3 or 100 for control voltage (or control signal), either Vs or Vc, tuning, 2) two or more rings, ri, r2, made up of a number of odd current-starved inverter stages, si sN, and 3) relatively small interconnect symmetrically laid-out capacitors, Ceq or CO, to couple the phases of the neighboring input and output nodes of the rings, and optionally, 4) a logic-controlled bank of interconnect capacitors, Cl, C2, for wider frequency range tuning using transmission gate switches So, SC2.
[0038] The simplest unit form of the proposed ring VCO is the single-staged, double-ring differential oscillator as shown in Figure 3. If the input is connected to the output of its respective ring with an appropriate impedance, ZA, ZB, the 2x1 ring will possess a behavior likened to that of a gyrator in that the capacitive circuit acts inductively due to its structure. This is due to a capacitor in the amplifier loop creating a "gyrator" that can masquerade as an inductor which functions as its "dual'' circuit element. These capacitors phase-couple the input and output nodes of the stages together forming a distributed spiral virtual inductor as is shown in Figure 3. Figure 3 shows an example of a gyrator, which with row (or r) equal to 2, inverter stages (or s) equal to 1, which is not to be confused with a simple latch where r=1, s-2. In the latter case, the inverters act in series and do not oscillate due to oscillation conditions not being satisfied. The differential gyrator must be strictly cross-coupled in the layout of the circuit and additionally, ZA and ZB must be set appropriately to bias the inverting amplifiers in their active region.
Additionally, the requirements for oscillation can be expedited via sufficient delay through the layout wire parasitics, which are readily found on any chip due to imperfect isolation and slight process variation, and therefore should be used to an advantage in this circuit. Although exploratory examples of this gyrator point to very high frequencies being obtainable up to 75.6GHz in 40mn CMOS, the circuit suffers from poorer phase noise performance as compared to multiple stages of s-3 and higher. This is due to the noise being correlated to a minimum number of nodes. Increasing the number of nodes to 3 or 5 significantly improves the performance of the proposed ring VCO. Silicon measurements showing this can be found in Figures 6 and 7.
[0039] The single-stage unit of Figure 3 may be easily expanded to a more useful ring VCO which provides multiple phases. The output phases available for the r x s tuned ring VCO may be found at every a:
0 = 4 of phases available= r * s where s is an odd, positive integer representing the number of inverter stages in a single ring;
r is a positive integer greater than 1 representing the number of rows.
[0040] For the ring VCO in Figure 2, there are s=3 ring inverter stages and r=2 rows connected by neighboring node capacitances. 0 for this example is then calculated to be 60 ; therefore, there are 6 output phases available at 0 , 60 , 120 , 180 , 240 , and 300 in this ring.
[0041] The conventional implementation uses current-starved inverters, but any inverter-type of implementation may be used. In this case, the frequency of a general r x s ring VCO is governed by the propagation delay of the s current-starved inverters in a single ring. The finely-tuned VCO output frequency, fvco, is controlled by means of Vc, by starving current through either the top (PMOS) 101 or bottom (NMOS) 102 transistors shown Figure 2; in the present invention, the bottom NMOS
transistors 102 were used as the inverters' current control. The inverters 101 and 102 symmetrically self-bias around their midpoint. Optionally, four is also affected by the intentional loading by the tuning capacitor(s) and any switch and wiring path resistance at each node; for instance, increasing the capacitance and/or resistance lowers four.
[0042] The general output frequency of an r x s VCO may be found by the following equation:
fvco =
-total -ring+r interconnect (2sTpd) + (2(r ¨ 1.)ReqCeq) where Tpd is the propagation delay of a single inverter in the ring;
2(r-1) is the number of node connections to the neighboring row(s);
Ceq is the parallel combination of the coupling capacitors CO-2 that are in-use; and Reg is the equivalent parallel resistance of the wired path and any switch resistance connected to the coupling capacitors in use.
[0043] Parasitic capacitances should be factored into this equation for accuracy. This basic r x s ring VCO structure is reconfigurable to allow for a variety of phases (e.g. by adjusting r and s) and frequencies (e.g. by varying the Vc for fine tuning and C., for course), an example of this will be presented in the next section for the quadrature configuration. Also, for the VCO to produce the desired phases, at least one stage in each row must be cross coupled to the other stage(s) in the other row(s).
[00441 Figure 4 shows a block diagram of a tuned ring 4x3 VCO, which further shows such expansion of the r x s ring oscillator. In this case, 4 of the 12 phases have been used to produce the quadrature outputs for the PLL.
[0045] The 3D cross section of VCO in the upper left of Figure 4 provides an illustration of how charge is differentially cross-coupled within the ring through relatively small yet symmetrically laid-out, spirally-linked neighboring interconnect capacitances at every node. The charge coupling path creates a continuous, virtual inductor, adding to the resonance purity of the ring VCO though passive, balanced IL via capacitive charge coupling.
A capacitor in a feedback path of the oscillator acts much like an inductor allowing the VCO to operate in a linear (i.e. sine-wave) to produce the quadrature outputs for the PLL.
[0046] The 3D cross section of VCO in the upper left of Figure 4 further provides an illustration of how charge is differentially cross-coupled within the ring through relatively small yet symmetrically laid-out, spirally-linked neighboring interconnect capacitances at every node. The charge coupling path creates a continuous, virtual inductor, adding to the resonance purity of the ring VCO. A capacitor in a feedback path of the oscillator acts much like an inductor allowing the VCO to operate in a linear (i.e. high-quality sine-wave) mode, similar to an LC oscillator as opposed to a RO which operates in a switching mode. This provides low distortion which can be seen in the Experimental Results section including Figures 6 to 8. All of the inverters are operating in concert to produce a single sine wave cycle in precisely equal incremental phase steps. This distributed pseudo-inductor causes the energy lost during a cycle to be restored at the phase angle that adds minimal noise (i.e. jitter), which is the exact opposite of a conventional ring oscillator where energy is added at the most jitter sensitive phase angle. Lastly, the wide operating range of the proposed ring VCO is due to the digital logic-controlled bank composed of 3 symmetrically laid-out interconnect coupling capacitors, allowing for coarse tuning over 4 overlapping frequency ranges shown in Figure 5.
[0047] Figures 6 shows overviews of the silicon measurements of a variety of expansions of the ring VCO structure and the proposed quadrature ring VCO implemented inside a charge pump PLL, all of which were fabricated in a 40nm all-digital CMOS process and tested. A
micrograph of the proposed 4x3 quadrature VCO in the I'LL is shown in Figure 9 and the phase noise and output spectrum are shown in Figure 8.
Figure 7 compares the proposed 4x3 ring VCO results to state of the art examples.
[00481 This work has introduced an expandable structure for a tunable wide-operating range capacitively phase-coupled low noise, low power ring-based VCO for use in multi-GHz PLLs. Using this technique, a quadrature ring-based VCO was implemented in an all-digital 40nm TSMC
CMOS process. Most notably, the proposed 4x3 ring VCO occupies an area of 0.0024mm2, consumes a power of 0.88mW at a 1.0V supply voltage, and possesses a phase noise of -124.5dBc/Hz at the 10MHz offset for a carrier frequency of 28.0GHz. Furthermore, this work has the widest reported operating frequency range of any published VCO from 0.8-to-28.2 GHz. The VCO FOM is also the best reported for ring-based VCOs and is comparable to that of LC oscillators due to the passively-phase coupled IL symmetric ring topology and inherent low power operation.
Claims (5)
1. A passive phased injection locked circuit comprising:
a. first and second transmission lines, said first transmission line comprises a plurality of discrete elements, and said second transmission line comprises a corresponding number of discrete elements to the first transmission line;
i. each of said first and second transmission lines comprising 1) an input and an output; and 2) said discrete elements connected electrically in series between said input and said output, each of said discrete elements being operative to delay the phase of AC
signal applied to said input;
b. a plurality of capacitors, each of said capacitors being connected between an output of one of the elements in said first or second transmission line to the input of the next higher corresponding one of the elements in the other transmission line to form a network between said first and second transmission lines, said network being operative to advance the phases of said applied AC
signal in concert along said transmission line.
a. first and second transmission lines, said first transmission line comprises a plurality of discrete elements, and said second transmission line comprises a corresponding number of discrete elements to the first transmission line;
i. each of said first and second transmission lines comprising 1) an input and an output; and 2) said discrete elements connected electrically in series between said input and said output, each of said discrete elements being operative to delay the phase of AC
signal applied to said input;
b. a plurality of capacitors, each of said capacitors being connected between an output of one of the elements in said first or second transmission line to the input of the next higher corresponding one of the elements in the other transmission line to form a network between said first and second transmission lines, said network being operative to advance the phases of said applied AC
signal in concert along said transmission line.
2. A circuit as in claim 1 wherein said discrete elements comprise an odd number of inverter elements in each of said lines.
3. A circuit as in claim 1 wherein said discrete elements are lumped LC delay elements.
4. A circuit as in claim 1 wherein said discrete elements are inverting circuits
5. A voltage controlled oscillator comprising first and second ring oscillators, said first ring oscillators comprising more than one odd number of inverter stages, and second ring oscillators comprising a corresponding number of inverter stages to the first oscillators, said inverter stages of each of said first and second ring oscillators being connected electrically in series between an input and an output of said each of said first and second ring oscillators, the output of each of said first and second ring oscillators being electrically connected to the input thereof, the input of each of said inverters of one of said first or second ring oscillators having a connection to the output of the corresponding one of said inverters of the other one of first and second ring oscillators, said connection comprising a capacitor for forming a capacitor network between said first and second ring oscillators operative to tuned said first and second ring oscillators responsive to a first signal applied to said input of the first ring oscillators or second signal applied to said input of the second ring oscillators.
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US201562107409P | 2015-01-24 | 2015-01-24 | |
US62/107,409 | 2015-01-24 | ||
PCT/US2015/032303 WO2016118183A1 (en) | 2015-01-24 | 2015-05-22 | Passive phased injection locked circuit |
Publications (1)
Publication Number | Publication Date |
---|---|
CA2974821A1 true CA2974821A1 (en) | 2016-07-28 |
Family
ID=56417550
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CA2974821A Abandoned CA2974821A1 (en) | 2015-01-24 | 2015-05-22 | Passive phased injection locked circuit |
CA2973368A Abandoned CA2973368A1 (en) | 2015-01-24 | 2016-01-22 | Phase frequency detector and accurate low jitter high frequency wide-band phase lock loop |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CA2973368A Abandoned CA2973368A1 (en) | 2015-01-24 | 2016-01-22 | Phase frequency detector and accurate low jitter high frequency wide-band phase lock loop |
Country Status (3)
Country | Link |
---|---|
US (3) | US10367514B2 (en) |
CA (2) | CA2974821A1 (en) |
WO (2) | WO2016118183A1 (en) |
Families Citing this family (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10367514B2 (en) | 2015-01-24 | 2019-07-30 | Circuit Seed, Llc | Passive phased injection locked circuit |
EP3329598A4 (en) | 2015-07-29 | 2019-07-31 | Circuit Seed, LLC | Complementary current field-effect transistor devices and amplifiers |
US10396807B1 (en) * | 2016-02-08 | 2019-08-27 | Auburn University | Multi-ring coupled ring oscillator with improved phase noise |
US9853807B2 (en) * | 2016-04-21 | 2017-12-26 | Taiwan Semiconductor Manufacturing Co., Ltd. | Automatic detection of change in PLL locking trend |
US10326460B2 (en) | 2017-01-19 | 2019-06-18 | Samsung Electronics Co., Ltd. | Wide-range local oscillator (LO) generators and apparatuses including the same |
US10783298B2 (en) * | 2017-10-13 | 2020-09-22 | Bank Of America Corporation | Computer architecture for emulating a binary correlithm object logic gate |
US10783297B2 (en) * | 2017-10-13 | 2020-09-22 | Bank Of America Corporation | Computer architecture for emulating a unary correlithm object logic gate |
US11079723B2 (en) | 2018-02-06 | 2021-08-03 | Integrated Device Technology, Inc. | Apparatus and methods for automatic time measurements |
CN108900292B (en) * | 2018-05-08 | 2020-06-02 | 东南大学 | Error accumulation-free clock synchronization system applied to wireless sensor network |
TWI681635B (en) * | 2018-11-21 | 2020-01-01 | 國立交通大學 | System of referenceless clock and data recovery and frequency detector thereof |
US10615687B1 (en) * | 2019-03-19 | 2020-04-07 | Qorvo Us, Inc. | DC-DC converter with fast voltage charging circuitry for Wi-Fi cellular applications |
US11387789B2 (en) | 2019-06-05 | 2022-07-12 | Qorvo Us, Inc. | Charge pump tracker circuitry |
US20220294430A1 (en) * | 2019-08-01 | 2022-09-15 | Ariel Scientific Innovations Ltd. | Power converter suitable for high frequencies |
US11824537B2 (en) * | 2019-08-20 | 2023-11-21 | Robert Bosch Gmbh | Interleaved ring oscillator for non-overlapping clock |
US11387819B2 (en) * | 2020-12-10 | 2022-07-12 | Qualcomm Incorporated | Fault resilient flip-flop with balanced topology and negative feedback |
CN112287627B (en) * | 2020-12-21 | 2021-03-16 | 北京智芯仿真科技有限公司 | Port equivalent analysis method and system for direct current voltage drop of system-level integrated circuit |
US20220284099A1 (en) * | 2021-03-02 | 2022-09-08 | Nxp B.V. | Voltage glitch detection circuit |
CN113671375B (en) * | 2021-08-25 | 2023-08-22 | 华北电力大学(保定) | Space charge dynamic distribution calculation method for initial streamer stage of large-size electrode |
US11757458B1 (en) | 2022-03-11 | 2023-09-12 | Cadence Design Systems, Inc. | Digital phase-locked loop circuit |
CN114779870B (en) * | 2022-05-11 | 2023-10-20 | 中科芯磁科技(珠海)有限责任公司 | Voltage self-adaptive adjusting circuit and chip |
Family Cites Families (49)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS562962B2 (en) | 1974-08-23 | 1981-01-22 | ||
JPS5855685B2 (en) | 1975-09-03 | 1983-12-10 | 株式会社日立製作所 | Zoufuku Cairo |
JPS55128910A (en) | 1979-03-28 | 1980-10-06 | Hitachi Ltd | Complementary mis amplifying circuit |
US4607274A (en) | 1982-10-15 | 1986-08-19 | Nec Corporation | Complementary MOS field effect transistor integrated circuit with protection function |
US4646152A (en) * | 1985-02-01 | 1987-02-24 | General Electric Company | Sharpness enhanced equal bandwidth luminance bandwidth compression system |
US4927779A (en) | 1988-08-10 | 1990-05-22 | International Business Machines Corporation | Complementary metal-oxide-semiconductor transistor and one-capacitor dynamic-random-access memory cell and fabrication process therefor |
US4910709A (en) | 1988-08-10 | 1990-03-20 | International Business Machines Corporation | Complementary metal-oxide-semiconductor transistor and one-capacitor dynamic-random-access memory cell |
EP0488801B1 (en) | 1990-11-30 | 1998-02-04 | Sharp Kabushiki Kaisha | Thin-film semiconductor device |
US5349311A (en) | 1992-11-23 | 1994-09-20 | National Semiconductor Corporation | Current starved inverter voltage controlled oscillator |
US5463353A (en) | 1994-09-06 | 1995-10-31 | Motorola, Inc. | Resistorless VCO including current source and sink controlling a current controlled oscillator |
US6104253A (en) * | 1997-05-21 | 2000-08-15 | North Carolina State University | Integrated circuits having cooperative ring oscillator clock circuits therein to minimize clock skew |
US6081218A (en) | 1998-01-30 | 2000-06-27 | Lucent Technologies, Inc. | Five-level switched-capacitor DAC, method of operation thereof and sigma-delta converter employing the same |
EP0982827A1 (en) * | 1998-08-26 | 2000-03-01 | Mitsubishi Electric Corporation | Compensation device and power transmission system using a compensation device |
US6479847B2 (en) | 1999-05-07 | 2002-11-12 | International Business Machines Corporation | Method for complementary oxide transistor fabrication |
GB9920078D0 (en) | 1999-08-24 | 1999-10-27 | Sgs Thomson Microelectronics | Current reference circuit |
US6771131B2 (en) | 2002-05-09 | 2004-08-03 | Intel Corporation | CMOS Amplifier for optoelectronic receivers |
US6803831B2 (en) * | 2002-05-20 | 2004-10-12 | Nec Eletronics Corporation | Current starved inverter ring oscillator having an in-phase signal transmitter with a sub-threshold current control unit |
JP3980431B2 (en) | 2002-07-19 | 2007-09-26 | Necエレクトロニクス株式会社 | Buffer circuit, buffer tree, and semiconductor device |
US6784824B1 (en) | 2002-08-29 | 2004-08-31 | Xilinx, Inc. | Analog-to-digital converter which is substantially independent of capacitor mismatch |
US6941116B2 (en) | 2002-11-27 | 2005-09-06 | Broadcom Corp. | Linearization technique for phase locked loops employing differential charge pump circuitry |
JP4237595B2 (en) | 2003-09-24 | 2009-03-11 | 株式会社東芝 | Static random access memory |
KR100574967B1 (en) | 2004-01-29 | 2006-04-28 | 삼성전자주식회사 | Controller for Multi-Threshold CMOS |
US7173407B2 (en) | 2004-06-30 | 2007-02-06 | Analog Devices, Inc. | Proportional to absolute temperature voltage circuit |
US7199743B2 (en) | 2004-12-29 | 2007-04-03 | Intel Corporation | Cyclic digital to analog converter |
KR100652422B1 (en) | 2005-08-10 | 2006-12-01 | 삼성전자주식회사 | On-chip thermometer, temperature detection method and refresh control method using the same |
US7569873B2 (en) | 2005-10-28 | 2009-08-04 | Dsm Solutions, Inc. | Integrated circuit using complementary junction field effect transistor and MOS transistor in silicon and silicon alloys |
US7683701B2 (en) | 2005-12-29 | 2010-03-23 | Cypress Semiconductor Corporation | Low power Bandgap reference circuit with increased accuracy and reduced area consumption |
US7600176B2 (en) * | 2006-03-07 | 2009-10-06 | Broadcom Corporation | Performing multiple Reed-Solomon (RS) software error correction coding (ECC) Galois field computations simultaneously |
US7511648B2 (en) | 2007-04-23 | 2009-03-31 | Texas Instruments Incorporated | Integrating/SAR ADC and method with low integrator swing and low complexity |
US7683725B2 (en) * | 2007-08-14 | 2010-03-23 | International Business Machines Corporation | System for generating a multiple phase clock |
US7598775B2 (en) | 2007-12-19 | 2009-10-06 | Integrated Device Technology, Inc. | Phase and frequency detector with zero static phase error |
US7852161B2 (en) | 2009-01-14 | 2010-12-14 | Advanced Micro Devices, Inc. | Complementary ring oscillator with capacitive coupling |
US8217635B2 (en) * | 2009-04-03 | 2012-07-10 | Infineon Technologies Ag | LDO with distributed output device |
WO2011156379A2 (en) * | 2010-06-07 | 2011-12-15 | Cornell University | Resonator circuit and amplifier circuit |
US8294525B2 (en) | 2010-06-18 | 2012-10-23 | International Business Machines Corporation | Technique for linearizing the voltage-to-frequency response of a VCO |
WO2012054736A2 (en) * | 2010-10-20 | 2012-04-26 | University Of Southern California | Charge-based phase locked loop charge pump |
KR20120043522A (en) | 2010-10-26 | 2012-05-04 | 에스케이하이닉스 주식회사 | Circuit for generating an internal voltage in seminsemiconductor memory device |
JP2013026959A (en) | 2011-07-25 | 2013-02-04 | Renesas Electronics Corp | Signal conversion circuit and isolator circuit equipped with the same and signal conversion method |
TWI532389B (en) | 2012-01-06 | 2016-05-01 | 立錡科技股份有限公司 | Control circuit and method for an audio output apparatus and a charge pump and a control method thereof |
TWI440316B (en) | 2012-04-26 | 2014-06-01 | Wireless signal transceiving apparatus | |
CN103684427A (en) | 2012-09-05 | 2014-03-26 | 瑞昱半导体股份有限公司 | Phase lock loop |
US8912940B2 (en) | 2012-11-14 | 2014-12-16 | Analog Devices Technology | String DAC charge boost system and method |
US9300444B2 (en) * | 2013-07-25 | 2016-03-29 | Analog Devices, Inc. | Wideband quadrature error correction |
US9160293B2 (en) | 2013-09-07 | 2015-10-13 | Robert C. Schober | Analog amplifiers and comparators |
US9209745B2 (en) * | 2013-12-20 | 2015-12-08 | Analog Devices, Inc. | Apparatus and methods for multiphase oscillators |
KR102193681B1 (en) | 2014-01-28 | 2020-12-21 | 삼성전자주식회사 | Injection-Locked PLL circuit using DLL |
US10367514B2 (en) | 2015-01-24 | 2019-07-30 | Circuit Seed, Llc | Passive phased injection locked circuit |
EP3329598A4 (en) | 2015-07-29 | 2019-07-31 | Circuit Seed, LLC | Complementary current field-effect transistor devices and amplifiers |
US9755574B2 (en) * | 2015-08-06 | 2017-09-05 | Sony Corporation | Injection-locked oscillator and method for controlling jitter and/or phase noise |
-
2015
- 2015-05-22 US US15/545,893 patent/US10367514B2/en not_active Expired - Fee Related
- 2015-05-22 CA CA2974821A patent/CA2974821A1/en not_active Abandoned
- 2015-05-22 WO PCT/US2015/032303 patent/WO2016118183A1/en active Application Filing
-
2016
- 2016-01-22 US US15/545,200 patent/US10439624B2/en not_active Expired - Fee Related
- 2016-01-22 WO PCT/US2016/014639 patent/WO2016118936A1/en active Application Filing
- 2016-01-22 CA CA2973368A patent/CA2973368A1/en not_active Abandoned
-
2019
- 2019-10-07 US US16/594,776 patent/US20200177193A1/en not_active Abandoned
Also Published As
Publication number | Publication date |
---|---|
WO2016118183A1 (en) | 2016-07-28 |
US10367514B2 (en) | 2019-07-30 |
US20180019757A1 (en) | 2018-01-18 |
US20170373697A1 (en) | 2017-12-28 |
US20200177193A1 (en) | 2020-06-04 |
WO2016118936A1 (en) | 2016-07-28 |
CA2973368A1 (en) | 2016-07-28 |
US10439624B2 (en) | 2019-10-08 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10367514B2 (en) | Passive phased injection locked circuit | |
Jalil et al. | CMOS differential ring oscillators: Review of the performance of CMOS ROs in communication systems | |
Tiebout | A CMOS direct injection-locked oscillator topology as high-frequency low-power frequency divider | |
CN101295982B (en) | Frequency synthesizer | |
US6094103A (en) | Multiple feedback loop ring oscillator and delay cell | |
US8258882B2 (en) | Clock signal distributing device | |
US8115560B2 (en) | Ring-shaped voltage control oscillator | |
US9899991B2 (en) | Circuits and methods of synchronizing differential ring-type oscillators | |
Dai et al. | A low-phase-noise CMOS ring oscillator with differential control and quadrature outputs | |
Kamran et al. | A novel high speed CMOS pseudo-differential ring VCO with wide tuning control voltage range | |
US9473152B2 (en) | Coupling structure for inductive device | |
US7741926B2 (en) | Frequency synthesizer having improved frequency hopping | |
US7834712B2 (en) | Techniques for providing option conductors to connect components in an oscillator circuit | |
Thakur et al. | Low power consumption differential ring oscillator | |
JP2004229102A (en) | Voltage-controlled oscillator | |
Singh et al. | Fully integrated CMOS frequency synthesizer for ZigBee applications | |
Garghetti et al. | A 13.6-69.1 GHz 5.6 mW Ring-Type Injection-Locked Frequency Divider by Five with> 20% Continuous Locking Range and Operation up to 101.6 GHz in 28nm CMOS | |
Schober et al. | A capacitively phase-coupled low noise, low power 0.8-to-28.2 GHz quadrature ring VCO in 40nm CMOS | |
Lin et al. | A wideband, low-noise, and high-resolution digitally-controlled oscillator for SDR applications | |
Macera | A low jitter low power and wide tuning range differential ring oscillator topology in 28nm cmos technology for clock synthesizer applications | |
Mandal et al. | 7.95 mW 2.4 GHz Fully-Integrated CMOS Integer N Frequency Synthesizer | |
Saini et al. | Differential ring voltage controlled oscillator-A review | |
Hammer et al. | 2.4 GHz CMOS VCO with multiple tuning inputs | |
Zhang et al. | A 2.4-GHz linear-tuning CMOS LC voltage-controlled oscillator | |
Hwang et al. | New high performance and wide range tunable two-stage 3GHz CMOS RF hetero-linked oscillators |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
FZDE | Discontinued |
Effective date: 20211123 |
|
FZDE | Discontinued |
Effective date: 20211123 |