CA2110017C - Dqpsk delay detection circuit that produces stable clock signal in response to both i and q signals - Google Patents

Dqpsk delay detection circuit that produces stable clock signal in response to both i and q signals

Info

Publication number
CA2110017C
CA2110017C CA002110017A CA2110017A CA2110017C CA 2110017 C CA2110017 C CA 2110017C CA 002110017 A CA002110017 A CA 002110017A CA 2110017 A CA2110017 A CA 2110017A CA 2110017 C CA2110017 C CA 2110017C
Authority
CA
Canada
Prior art keywords
signal
zero
cross
timing
timing signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CA002110017A
Other languages
English (en)
French (fr)
Other versions
CA2110017A1 (en
Inventor
Kazuyoshi Nakaya
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Murata Manufacturing Co Ltd
Original Assignee
Murata Manufacturing Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Murata Manufacturing Co Ltd filed Critical Murata Manufacturing Co Ltd
Publication of CA2110017A1 publication Critical patent/CA2110017A1/en
Application granted granted Critical
Publication of CA2110017C publication Critical patent/CA2110017C/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
    • H04L7/0334—Processing of samples having at least three levels, e.g. soft decisions
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L27/00—Modulated-carrier systems
    • H04L27/18—Phase-modulated carrier systems, i.e. using phase-shift keying
    • H04L27/22—Demodulator circuits; Receiver circuits
    • H04L27/233—Demodulator circuits; Receiver circuits using non-coherent demodulation
    • H04L27/2332—Demodulator circuits; Receiver circuits using non-coherent demodulation using a non-coherent carrier

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Digital Transmission Methods That Use Modulated Carrier Waves (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
CA002110017A 1992-12-07 1993-11-25 Dqpsk delay detection circuit that produces stable clock signal in response to both i and q signals Expired - Fee Related CA2110017C (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP4325879A JP2853491B2 (ja) 1992-12-07 1992-12-07 Ｄｑｐｓｋ遅延検波回路
JP325879/1992 1992-12-07

Publications (2)

Publication Number Publication Date
CA2110017A1 CA2110017A1 (en) 1994-06-08
CA2110017C true CA2110017C (en) 1998-07-07

Family

ID=18181636

Family Applications (1)

Application Number Title Priority Date Filing Date
CA002110017A Expired - Fee Related CA2110017C (en) 1992-12-07 1993-11-25 Dqpsk delay detection circuit that produces stable clock signal in response to both i and q signals

Country Status (3)

Country Link
US (1) US5463664A (ja)
JP (1) JP2853491B2 (ja)
CA (1) CA2110017C (ja)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6429986B1 (en) 1995-09-07 2002-08-06 International Business Machines Corporation Data storage to enhance timing recovery in high density magnetic recording
US5802113A (en) * 1995-10-25 1998-09-01 Philips Electronics North America Corporation Clock signal recovery system for communication systems using quadrature amplitude modulation
EP0800731A1 (en) * 1995-10-25 1997-10-15 Koninklijke Philips Electronics N.V. Clock signal recovery system for communication systems using pulse amplitude modulation/quadrature amplitude modulation
JPH10215289A (ja) * 1996-06-04 1998-08-11 Matsushita Electric Ind Co Ltd 同期装置
US6011816A (en) * 1996-09-18 2000-01-04 Wireless Access Direct demodulation method and apparatus
US6081822A (en) * 1998-03-11 2000-06-27 Agilent Technologies, Inc. Approximating signal power and noise power in a system
US6493396B1 (en) * 1999-01-11 2002-12-10 Tellabs Operations, Inc Phase shift key burst receiver having improved phase resolution and timing and data recovery
CN1312875C (zh) * 2004-01-05 2007-04-25 中兴通讯股份有限公司 基于数字锁相环的phs系统位同步方法及实现装置
US8605777B2 (en) * 2010-06-01 2013-12-10 Etron Technology, Inc. Circuit for recognizing a beginning and a data rate of data and method thereof

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4896336A (en) * 1988-08-29 1990-01-23 Rockwell International Corporation Differential phase-shift keying demodulator
US4879728A (en) * 1989-01-31 1989-11-07 American Telephone And Telegraph Company, At&T Bell Laboratories DPSK carrier acquisition and tracking arrangement

Also Published As

Publication number Publication date
JP2853491B2 (ja) 1999-02-03
CA2110017A1 (en) 1994-06-08
JPH06177927A (ja) 1994-06-24
US5463664A (en) 1995-10-31

Similar Documents

Publication Publication Date Title
US5049830A (en) Carrier recovery system and digital phase demodulator
US5379323A (en) DQPSK delay detection circuit
USRE40695E1 (en) Clock phase detecting circuit and clock regenerating circuit each arranged in receiving unit of multiplex radio equipment
CA2110017C (en) Dqpsk delay detection circuit that produces stable clock signal in response to both i and q signals
CA1198170A (en) Non-pll concurrent carrier clock synchronization
JP3404228B2 (ja) クロック位相検出回路
US6222419B1 (en) Over-sampling type clock recovery circuit using majority determination
JP2003534713A (ja) デジタル受信器のサンプリングタイミングを制御する方法およびデバイス
JP3282611B2 (ja) クロック再生システム及び方法
JP3489493B2 (ja) シンボル同期装置および周波数ホッピング受信装置
JPH0428185B2 (ja)
KR20040046168A (ko) 다중레벨 변조 기법을 위한 타이밍 동기루프 제어 장치를이용한 심볼 타이밍 동기 장치 및 그 방법
KR100725486B1 (ko) 통신기기용 타이밍 동기 검출 장치와 방법 및 이를 적용한 통신기기
JP3212385B2 (ja) クロック再生回路
JP3565729B2 (ja) 同期タイミング再生装置
JP3518429B2 (ja) デジタルｐｌｌ装置およびシンボル同期装置
US5570390A (en) Timing generation device and data transmission device having the timing generation device
WO2006062050A1 (ja) 多値ｑａｍシンボルタイミング検出回路および多値ｑａｍ通信信号受信機
JP3183456B2 (ja) クロック再生回路及びこれを用いた受信装置
JP3017757B2 (ja) ベースバンド遅延検波器
KR0136473B1 (ko) 디지탈 영상디코더의 클럭복원회로
JPH06252965A (ja) クロック再生回路
JPH04119736A (ja) クロック再生回路
JPH098857A (ja) ディジタルクロック再生回路及びそれを用いた通信装置
JPH02228849A (ja) ４相位相シフトキーイング検波回路

Legal Events

Date Code Title Description
EEER Examination request
MKLA Lapsed