CA2022056C - Distributed memory architecture for a configurable logic array and method for using distributed memory - Google Patents

Distributed memory architecture for a configurable logic array and method for using distributed memory

Info

Publication number
CA2022056C
CA2022056C CA 2022056 CA2022056A CA2022056C CA 2022056 C CA2022056 C CA 2022056C CA 2022056 CA2022056 CA 2022056 CA 2022056 A CA2022056 A CA 2022056A CA 2022056 C CA2022056 C CA 2022056C
Authority
CA
Canada
Prior art keywords
lines
configurable logic
memory cells
plurality
logic
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
CA 2022056
Other languages
French (fr)
Other versions
CA2022056A1 (en
Inventor
Ross H. Freeman
Hung-Cheng Hsieh
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Xilinx Inc
Original Assignee
Xilinx Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority to US07/387,566 priority Critical patent/US5343406A/en
Priority to US07/387,566 priority
Application filed by Xilinx Inc filed Critical Xilinx Inc
Publication of CA2022056A1 publication Critical patent/CA2022056A1/en
Application granted granted Critical
Publication of CA2022056C publication Critical patent/CA2022056C/en
Anticipated expiration legal-status Critical
Application status is Expired - Lifetime legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H03BASIC ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K19/00Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/1733Controllable logic circuits
    • H03K19/1735Controllable logic circuits by wiring, e.g. uncommitted logic arrays
    • H03K19/1736Controllable logic circuits by wiring, e.g. uncommitted logic arrays in which the wiring can be modified

Abstract

This invention provides additional circuitry for a configurable logic array having logic functions which are programmed by loading memory cells which cause the logic array to generate a desired function. With the additional circuitry, the memory cells can also be used as memory for access by other parts of the logic array during operation.

Description

2022~56 DISTRIBUTED MEMORY ARCHITECTURE FOR A CONFIGURABLE
LOGIC ARRAY AND HETHOD FOR USING DISTRIBUTED MEMORY
Ross H. Freeman Hung-Cheng Hsieh FIELD OF THE INVENTION
This invention relates to means and methods of performing custom logic functions in an integrated circuit logic device.
BRIEF DESCRIPTION OF THE DRAWINGS
Figure 1 shows part of one of the configurable logic array chips for which automatic programming is available.
Figure 2a shows a small portion of a configurable logic array chip with interconnects for connecting leads of one CLB or IOB to another CLB or IOB.
Figure 2b is a legend showing meanings for the marks in Figure 2a.
Figure 2c shows in more detail the full-exchange interconnection indicated by an "X" in Figure 2a.
Figure 2d shows in more detail the full-exchange interconnection indicated by a black square in Figure 2a.
Figure 3a shows one prior art configurable logic block.
Figure 3b shows another prior art configurable logic block in which memory cells for storing the configuration of the combinatorial logic functions are shown.
Figure 3c shows a representative logic function which can be implemented by two logic blocks of the type shown in Figure 3b.
Figure 3d shows the portions of logic which will be ~7 2022~5~
la implemented by each of the logic blocks.
Figure 4 shows a prior art 5-transistor memory cell of a type which can be used to configure the configurable logic blocks of Figure 3a or 3b.
Figure 5a shows a configurable logic block incorporating the present invention.
Figure 5b shows a portion of a configurable logic array incorporating the logic block of Figure 5a.
Figure 6 shows a S-transistor memory cell having dual access means for use with the present invention.
Figure 7 shows a schematic representation of a logic array chip having logic blocks, each logic block providing two logic functions under control of a configuration memory array.
Figure 8 shows part of one circuit for providing the distributed memory cells of Figure 6 in the logic block of Figure 5a.
BACKGROUND
As integrated circuit devices have become able to perform more functions within a single integrated circuit chip, the manufacturers of integrated circuit chips have developed ways of automatically and quickly responding to orders for custom chips to perform specific functions for specific applications. On the one hand, gate array manufacturers apply custom metallization layers as a final step in a standard manufacturing process in order to connect transistors located within a semiconductor substrate to perform a particular logic function ordered by a customer. On the other hand, for customers who make frequent design changes, who want only small numbers of identical devices, ~,., 2022~6 lb or who may not have fully tested a new design, user programmable integrated circuit chips are available. In a user programmable device, there are many pass transistors which can be turned on or off to connect or not connect corresponding lines to logic circuits, to other lines, or output pins. By turning on the proper combination of pass transistors and connecting the proper set of lines a user can obtain a desired logic function. The user can reprogram a different design into the chip by turning on different combinations of pass transistors.
Xilinx, Inc. the assignee of the present invention, 2a220~6 manufactures configurable logic arrays having a higher level of integration than typical programmable logic arrays. A Xilinx configurable logic array includes an array of logic blocks, each of which can be configured to 5 perform a desired logic function (each logic block combining multiple AND, OR, MUX gates or FLIP-FLOPs for example). The Xilinx configurable logic array also includes interconnect lines which can be programmed to connect individual logic blocks to achieve the overall 10 complex logic function provided by the entire chip. In the current Xilinx products, two kinds of configurable blocks are used in a configurable logic array chip.
Around the perimeter of the chip, and connected to each of the external pins are input/output logic blocks which can 15 be programmed to connect input buffers or output buffers to the pin and to perform some logic functions. In the interior of the chip are logic blocks which do not offer the input/output buffer option but offer more logic functions within a single block.
Fig. 1 shows part of one of the configurable logic array chips for which automatic programming is available.
Configurable input/output blocks IO1 through I015 are shown. Configurable logic blocks CLB11-CLB14, CLB21-CLB24, CLB31-CLB34 and CLB41-CLB44 are shown. Each of the 25 configurable blocks implements a plurality of logic gates such as AND, OR, XOR, INVERT, and MUX, as well as TRISTATE
buffers and FLIPFLOP's which can be combined to implement a plurality of more complex logic functions.
The logic gates of a logic block are formed into 30 flexible functions which are specified when the block is configured. For example the logic block may include a four-input AND gate. Zero, one, two, three or four AND
gate inputs need be used, the unused inputs being connected to the positive voltage supply. An input signal 35 may pass directly or through an inverter to the AND gate.
Since gates within a block are physically located and connected together in the substrate and adjoining layers of the semiconductor material, any desired one of a plurality of functions such as AND, OR, NAND, NOR, XOR of two inputs A and B can be performed by electronic components located in close physical proximity, therefore the signal delay caused by the logic block is minimal in spite of the flexibility and complexity of the logic block. One type of logic block is programmed to provide a desired function of several input signals by loading 10 memory cells of a look-up table with the truth table of a desired logic function. This way great flexibility is achieved with minimum signal delay.
These configurable blocks each have input and output leads for receiving input signals and providing output signals. These leads are shown in Fig. 1 as short lines extending outward from each of the blocks and not connected to other portions of the array. These configurable blocks also have configuration leads not shown in Fig. 1 for programming the particular logic 20 function or loading the truth table. The configuration leads determine what logic function will be applied by the block to signals entered on its input leads to generate a signal placed by the block on its output lead or leads.
These logic blocks are discussed in U.S. Patent No. 4,706,216 issued November 10, 1987.

Available to connect these logic blocks to each other are interconnect lines with programmable interconnects, such as shown in Fig. 2a. Fig.2a shows in more detail a 30 smaller portion of a configurable logic array chip with the interconnect lines for connecting one configurable logic block (CLB) or input/output block (IOB) to another CLB or IOB. Some of the interconnect lines are short segments which extend only a short part of the distance across the entire array, and others typically extend in one dimension the entire length or width of the , ~

20~2~6 array. Fig. 2b is a legend showing meanings for the marks in Fig. 2a. Diagonal lines indicate programmable pass transistors for connecting horizontal lines to vertical lines. Each transistor will have one current carrying terminal connected to a horizontal line and one to a vertical line. The control terminals of the transistors are not shown in Fig. 2a but are each connected to a memory cell into which a zero or one is entered. The zero-or one in the memory cell causes the horizontal line to be 10 connected or not connected to the vertical line.
Transistors are also placed at ends of segmented lines to control the continuity of adjacent segments. Each of these transistors is also controlled by a memory cell.
Fig. 2c shows in more detail this full-exchange interconnection indicated by an "X" in Fig. 2a. Line 90-4 is segmented from line 90-1 in that it is connected to line 90-1 by N-channel pass transistor T5 when memory cell M5 holds a logical 1 and disconnected from line 90-1 when memory cell M5 holds a logical O. Likewise line 90-4 is 20 connected to line 90-3 by transistor Tl when memory cell Ml holds a logical 1 and disconnected when memory cell Ml holds a logical O. A set of memory cells thus controls the configuration of the interconnect lines interconnecting the logic blocks in the array. Figs. 2a through 2d are discussed more fully in U.S. patent 4,870,302 issued September 26, 1989, Fig. 3a shows one possible CLB which is part of a configurable logic array and can be configured to perform 30 many different logic functions. Fig. 3a shows combinatorial function generator 354 having input lines 381-385 for receiving logic block inputs a-e and input lines 367 and 380 for receiving output signals from D-flipflops 352 and 357 respectively. Combinatorial function generator 354 also provides two combinatorial output functions F and G on lines 374 and 378, each of 2022a~

which may serve as input to either or both flipflops 352 and 357 as controlled by multiplexers 350, 351, 355 and 356. Output functions F and G may also be provided as logic block output signals X and Y respectively on lines 5 395 and 396 as controlled by multiplexers 353 and 358.
Which functions are actually implemented by the logic block of Fig. 3a depends upon the settings of configuration control lines not shown in Fig. 3a. For an embodiment similar to that of Fig. 3a having four input 10 lines A-D instead of the five input lines 381-385 of Fig. 3a, configuration control lines are shown in Fig. 3b as lines extending from RAM 108 or 109 to select multiplexer 110 or 111. Combinatorial function generator 354 of Fig. 3a generates two cominatorial functions F and 15 G just as block 100 of Fig. 3b generates two combinatorial functions F1 and F2. Fig. 3b is discussed in patent number 4,706,216, ibid. Combinatorial function generator 354 can generate any combinatorial function of five variables, or can generate two functions of four variables 20 each. In current Xilinx logic blocks combinatorial function generator 354 is programmed by loading a truth table into a row of memory cells. As is well known, an n-input multiplexer can select one of 2n locations in response to an n-bit address. Function generator 354 is a 25 multiplexer which reads one of 32 (25) memory cells in response to an address ~hich comprises the five input signals on lines 381-385j or alternatively reads one of sixteen memory cells to p~ovlde a first function of four of the variables on a first output line, and reads one of 30 a second sixteen memory cells to provide a second function of any four of the five variables on a second output line 378. The operation of the logic block of Fig. 3a is described more thoroughly in the Xilinx "Programmable Gate Array Data Book", copyright 1988 by Xilinx, Inc., 35 available from Xilinx, Inc., 2100 Logic Drive, San Jose, CA 95124.

202~0~G

A logic array including configurable blocks such as shown in Fig. 3a or 3b and interconnect lines such as shown in Fig. 2a can be configured to perform a multiplicity of complex logic functions. For example, it 5 can be programmed to perform the function which is represented by the schematic diagram of Fig. 3c. The schematic of Fig. 3c includes input buffers, logic gates ANDlOUT, XORlOUT, ORlOUT, and OR20UT, flip flops QlOUT and Q20UT, and output buffers. As shown in Fig. 3d, the input 10 and output buffers are provided by input/output blocks P2 through P9. These blocks are located at the periphery of the logic array chip. Gates ANDlOUT and ORlOUT and flip flop QlOUT are implemented in logic block AB; gate XORlOUT
and flip flop Q20UT are implemented in logic block AC, and 15 gate OR20UT is implemented in logic block AA. Logic blocks AA, AB, and AC can be of the type shown in Fig. 3b. By placing the output of buffers P9, P8, and P7 (Fig. 3d) on leads A, B, and C (Fig. 3b) respectively, setting MUX 104 of Fig. 3b (by loading a memory cell not 20 shown) to provide signal A, MUX 105 to provide signal B, and MUX 106 to provide signal C, and by loading the appropriate truth table into 8-bit RAM 109, signals A, B, and C will cause multiplexer 111 to select the value from RAM 109 to represent the function in Fig. 3d of a two 25 input AND gate plus a third signal serving as input to a two input OR gate. By setting MUX 114 to provide this output as signal F1 and setting MUX 126 to provide this signal as input to flip flop 121, flip flop 121 can be configured to implement flip flop QlOUT of Fig. 3d.
30 Multiplexers 122 and 142 of Fig. 3b can be configured to provide the Qff output signal of flip flop 121 as the Y
output of the logic block. In this way the logic block of Fig. 3b implements the logic shown in block AB of Fig. 3d. Similarly, other logic blocks of the type shown 35 in Fig. 3b can implement the logic shown in blocks AC and AA of Fig. 3d.

20220~6 Although memory cells have been used in existing logic arrays to control the logic functions performed by the arrays by writing values to the memory cells such as 8-bit RAM 109 of Fig. 3b during a configuration step, these memory cells have not been accessible to a user of the logic array for writing, storing, and reading data during operation of the logic array, as will now be explained.
The prior art memory cell of Fig. 4 comprises two 10 inverters 41 and 42 connected in a loop such that the input of one inverter is connected to the output of the other inverter. Data line (or bit line) Dy is connected to or disconnected from the inverter by address line (or word line) Ax. Either output line Q or its inverse ~ controls the state of one of the configuration transistors in a logic block such as shown in Fig. 3a or 3b. A preferred embodiment of this prior art memory cell achieves a known state on power-up and is described in U.S. Patent 4,821,233 issued April 11, 1989.
The memory cell of Figure 4 is loaded during configuration of the array. This configuration step requires that certain of the pins at the external perimeter of the array be used for configuration signals.
When configuration is complete, these same external pins are most frequently configured to serve as data input or output pins. One or two pins have been used to switch the chip from configuration to operation mode but no provision has been available to alter these memory cells during operation after the configuration step is complete.
30 Memory needed by a user during operation of such an array has generally been provided on a separate chip.
In some applications, it may be desirable to have memory distributed within the logic array, and to have the distributed memory available for access by the user during operation of the array. For example, in an application in which the user intends to use a configurable logic array 202~56 chip as a combination central processing unit, a memory, and a first-in-first-out output buffer, it may be desirable to locate the memory storage close to where the information is generated. If the logic steps are 5 performed by a logic block, storage of, say, one byte of information physically close to the logic block which generates the information requires less silicon area for interconnect lines and fewer interconnect transistors to route the generated information to its storage location.

The present invention provides means and method for programming a configurable logic block so that some of the configuration memory cells of the block can be changed during operation and may be used as a RAM (random access 15 memory) for storing data of the user as well as for generating a logic function. The same logic block can be reconfigured so that at another time the memory cells which were once under control of the user during operation are configured to provide a static logic function which 20 does not change during operation. The present invention offers flexibility not only in how certain memory cells are used but also in where within the logic array the user accessible data cells are placed.
In one embodiment, the memory cells which may 25 alternatively be used for storing data are those which store the lookup table used for configuring a combinatorial logic function which is within a logic block. Other memory cells may be used only for their configuration function and not alternatively for storing 30 data, for example those which control the interconnection between logic blocks. The MUX memory cells which control connection of flip flops to other elements within a logic block may be alternatively used for data in one embodiment, though in a presently preferred embodiment 35 these MUX internal configuration cells are used for 202~
g configuration only. It is not presently preferred to use the MUX
internal configuration cells alternatively for memory in an embodiment in which there are relatively few MUX configuration cells and the MUX configuration cells are not grouped in groups of eight such that they could be conveniently dedicated to storing at least a byte of information. To use the MUX cells for storage would result in a relatively inefficient use of the powerful logic options available with the preferred embodiment, therefore address lines necessary for such use are not presently provided.
When the option of allowing the user to store data in memory cells is available, there must also be provision for entering the user's data into these cells and reading from the cells. This option is provided by including two means for accessing each dual function cell, one which is used to supply off-chip signals during configuration of the cell and another which is used during operation to store signals which may be generated on-chip.
According to a broad aspect of the invention there is provided a configurable logic array comprising:
a plurality of configurable logic blocks, each configurable logic block having at least two inputs;
a plurality of memory cells associated with each of said configurable logic blocks;
a plurality of configuration lines;
a plurality of interconnect lines, said interconnect lines being connectable to each other and to said inputs;
first means for writing to all of said memory cells through said configuration lines; and ,~, . ~

2022û~6 second means for writing to at least some of said memory cells through said interconnect lines.
According to another broad aspect of the invention there is provided a configurable logic array having a configurable logic block comprising a memory cell electrically connected by a first address line to a first data line for receiving a first data signal during initial configuration of said configurable logic block, and electrically connected by a second address line to a second data line for receiving second data signals during operation of said configurable logic array.
According to another broad aspect of the invention there is provided a configurable logic array comprising:
a plurality of configurable logic blocks, each of said configurable logic blocks comprising at least two input lines, each of said plurality of configurable logic blocks further comprising a memory cell connectable to said input lines;
a plurality of configurable interconnect lines connectable to said input lines of said plurality of configurable logic blocks;
and a plurality of address lines and data lines electrically connected to said memory cells of said plurality of configurable logic blocks;
wherein said memory cells are programmable by either of said plurality of address lines and data lines or said configurable interconnect lines through said input lines.
DETAILED DESCRIPTION OF THE INVENTION
The overall structure of a logic array chip is represented in Figure 7. Figure 7 illustrates a logic array chip " ~, ' '~ '' , <

2~22G~6 lOa having 16 logic blocks. The principles discussed here will of course apply to a chip having any number of logic blocks. The logic blocks shown in Figure 7 are identical, that is, they can all be programmed to perform the same functions. (Once they have been configured, each logic block performs a specific function as specified by the user, typically not identical to that of other logic blocks. Interconnect lines can provide outputs from one logic block as input to another logic block, again as specified by the user. The blocks in an array are generally not configured identically.) As a feature of the present invention, some of the blocks in an array may serve as memory devices rather than function generators. The user can build a logic system which contains combinatorial logic, flip flops for logic storage, and groups of memory cells for data storage.
Figure 7 includes a grid M7 of memory cells for 2022~

configuring the sixteen logic blocks B1,1 through B4,4.
Address lines A1 through A32 run horizontally and data lines D1 through D32 run vertically through grid M7. Ax and Dy denote representative address and data lines S respectively. A memory cell is located at each intersection of the grid of Fig. 7. The group of memory cells C1,1 comprises a lookup table for the configuration of function generators F1,1 and G1,1 in block B1,1. The memory cells at the intersections of address line A1 10 through A4 and data lines D1 through D4 store the lookup table for the function generator F1,1 and each of them may be formed as shown in Fig. 6. The memory cells at the intersection of address lines A5 through A8 and data lines D1 through D4 store the lookup table for the function 15 generator G1,1. Memory cells at the intersections of address lines A1 through A8 with data lines D5 through D8 store configuration information for other parts of the block B1,1 not part of the combinational function generators F1,1 and G1,1. These memory cells may be 20 formed as shown in Fig. 4. Memory cells for the other blocks in Fig. 7 follow the same pattern.
In one embodiment, the combinatorial logic table memory cells at the intersection of address lines A1 through A32 and data lines D1-D4, D9-D12, D17-D20, and 25 D25-D28 have the dual control shown in Fig. 6 so that they may be loaded during configuration of the chip by app-lying data on lines D1-D4, D9-D12, D17-D20, and D25-D28 while accessing cells through address lines A1 through A32, then loaded (written to) or read by other logic on the chip at 30 any time during operation of the logic array as will be discussed below. Other memory cells preferably have the single access shown in Fig. 4.
Fig. 5a shows a generalized one of the logic blocks Bj,k of Fig. 7 in more detail. Fig. 5b shows the 35 configurable logic block of Fig. 5a surrounded by interconnect structure which is also part of the 20221~56 configurable logic array of Fig. 7. Reference numerals in Fig. 5b which are the same as those in Fig. 5a have the same meaning as they have in Fig. 5a. Referring to Fig. 5a, function generator F1,1 is a multiplexer which 5 reads one of sixteen memory cells (shown in Fig. 7 as at the intersections of address lines A1 through A4 and data lines D1 through D4 but not shown in Fig. 5a) in response to an address provided on four input lines F1, F2, F3 and F4. The loading alternatives of the static memory cell 10 of Fig. 6 make it possible to write into the memory cell of Fig. 6 at a time after the array is configured as well as during the configuration, making certain memory cells in each logic block of the array, for example memory cell Bj,k, separately available to the programmed logic.
15 Previously, data for configuring a function generator came from outside the chip. With the present invention, the data in the function generators such as F1,1 and G1,1 of Fig. 5a are potentially generated on the chip. The user, when configuring the logic array will program the 20 appropriate circuitry to generate the data for memory cells in any function generator being used for memory storage as well as to address these function generator memory cells. Further, with this invention, it is possible to read the memory cell contents during operation 25 as well as to use the memory cell contents to control a logical operation performed by the logic block in which the memory cells reside. The user can write new data into the memory cells and he can then perform the new function represented by the new data or read the data out for use 30 elsewhere in the logic array. Data can be changed one table at a time, under control of the logic programmed into the array. The architecture is more flexible and more efficient because the same memory cells can be used for more than one purpose. Since in a preferred 35 embodiment, logic blocks have the same architecture throughout the array, the distributed memory provided by 2022Q~G

this invention can be used where needed.
The memory cells of this invention can be used as a RAM. If the user wants a byte-wide register set with 16 bytes of registers, he can program 8 function blocks to be 5 loaded as a RAM, and control these 8 function blocks as a register. Similarly, if the user needs a 256 by 1 bit organization, the outputs of function blocks (each with 32 bits) are multiplexed together to form the required organization by configuring appropriate memory cells 10 during configuration of the array.
Once the array has been configured and memory cells Ml through M5 of Fig. 5a have been set, the use of the memory cells which control function generators Gl,l and F1,1 is established. If they are to be used as memory, 15 the memory contents can be changed, as RAM memory is typically changed, but the fact that the memory in function generators Gl,l and Fl,l can be changed will not be changed until memory cells Ml through M5 are changed.
The memory contents in function generator Fl,l can also be 20 used to generate a function F' of inputs Fl, F2, F3, and F4. The same is true with function generator Gl,l. But the function generator now has the property that other logic in the array can change the function performed by the logic block without the user having to reconfigure the 25 entire logic array.
The circuit of Fig. 5a incorporates the two means for accessing memory cells such as shown in Fig. 6. Write enable line W~ can be controlled by a user during operation of the cell to allow for loading data on line 30 DIN into function generator F1,1 or on one of lines DIN or Hl through line Du into function generator G1,1.
The data loaded into the sixteen memory cells of function generator F1,1 or the sixteen memory cells of function generator Gl,l become the truth table entries 35 provided in response to an address input on lines Gl through G4 or Fl through F4. Write enable line WE

2~2~056 disables flip-flop storage means FFl and FF2 by applying the low write enable signal to AND gates 55 and 56, causing the set and reset inputs of flip flops FF1 and FF2 to hold data present on their Q output ports regardless of 5 signals applied to the D and clock input lines of flip-flops FFl and FF2. Thus data provided on line DIN to load memory cells in function generators F1,1 and possible G1,1 is not provided through multiplexers S3 and 54 to flip-flops FFl and FF2. As can be seen from Fig. 5a, line DIN
10 can be used when the write enable line is high (function generators Fl,l and Gl,l are not being loaded) to provide data to flip flops FFl and/or FF2 if memory cells M2 through M13 are programmed so that data on line DIN is received on the D input port of flip flops FFl and/or FF2.

15 Application of the Dual Control of Memory Cells The dual means for controlling the memory cell of Fig. 6 as used in the function generators Fl,l and Gl,l of Fig. 5a will now be explained. The operation of function generators Fl,l and Gl,l is shown in more detail in 20 Fig. 8. Function generator inputs Fl through F4 shown in Fig. 5a are shown in Fig. 8 as selected from among a plurality of signals. In one embodiment, 18 lines are provided from which to select the F4 input signal. Many variations and means for selecting from a plurality of 25 signals are possible. Fig. 5b shows 16 lines from which the Fl signal is taken and 14 from which the F4 signal is taken, each line separately controlled by a memory cell.
The variation shown in Fig. 8 provides for selecting the signal from only one of 18 lines by a two step selection 30 process. The signal on each of these 18 lines is buffered through a buffer such as B81. The signals are grouped into three groups of five and one group of three signals.
Pass transistors such as transistor M81 are controlled by a multiplexer to select one signal of each group of 35 signals and pass transistors such as transistor M82 are 2022~

controlled by this multiplexer to select one of the groups of signals, such that a single signal from the 18 lines is presented as the F4 signal. This F4 signal is inverted by inverter I81 and provided as input to NOR gates NOR81 and 5 NOR82. The signal is inverted again by inverter I82 and provided as input to NOR gates NOR83 and NOR84.
A similar operation generates function F2 which is inverted by inverter I83 and provided as input to NOR
gates NOR82 and NOR84, and inverted again by inverter I84 10 and provided to NOR gates NOR81 and NOR83. With this arrangement, only one of NOR gates NOR81 through NOR84 will provide a logical "1" output, thus only one of transistors T81b through T84b will be turned on.
As shown in Fig. 8, a plurality of memory cells, of 15 which memory cells Ml,l and M1,2 are shown, each provide bits of a word stored in function generator Fl,l. Each of the memory cells such as memory cells Ml,l and Ml,2 are formed as illustrated in Fig. 6. In Fig. 8, the lines for configuring memory cells Ml,l and Ml,2 during the process 20 of configuring the entire logic array are labeled Dyl and Dy2 respectively, and their respective address lines are labeled Axl and Ax2. (Of course, memory cells Ml,l and Ml,2 may be configured by data applied under control of the same address line, Axl for example.) If it is desired that memory cells Ml,l through Ml,16 be accessible during operation of the logic array, memory cell WE-F will be loaded with a logical zero during configuration, thereby providing a logical one to NOR gate NORFHl and enabling NOR gate NORFHl to respond to a write 30 enable signal on line WE if NOR gate NORFH1 is also enabled by AND gate ANDFHl.
Fig. 8 does not show the memory cells of the G
function generator Gl,l, nor does it show means for addressing the memory cells of the G function generator.
35 However, the memory cells of the G function generator Fl,l are addressed, read, and written by circuitry which is 2 ~ 2 2 0 ~ i~

identical to that for addressing the F function generator except for the following differences which are shown in Fig. 8. The signal Hl is provided to AND gate ANDFH1 and its complement Hl is provided to AND gate ANDGH1.
5 Multiplexer MUX 51 selects which of signals DIN and Hl are provided to the G function generator. If signal DIN is provided to the G function generator, only one of the F
function generator and the G function generator will be addressed at one time, since H1 and Hl are complementary 10 signals. Thus the single data line DIN can be used for providing data to memory cells in both F function generator Fl,1 and G function generator G1,1. The embodiment discussed in detail here uses 16 memory cells in each of function generators F1,1 and G1,1, and uses 15 four input lines to address each of these sets of memory cells. It is clear that the invention is not limited to this embodiment, since other numbers of memory cells and address lines, for example 128 memory cells and six address lines, could also be used. Further, a logic block 20 need not be limited to providing two functions.

Use of Function Generators F and G to Store a Single 32-bit Word or Two 16-bit Words In the embodiment of Fig. 8, there are sixteen memory cells, M1,1 through M1,16 in function generator F1,1 of 25 which only two are shown. Control of the remaining memory cells can be understood from the level of detail shown in Fig. 8. Memory cell M1 enables both AND gate ANDFH1 and AND gate ANDGH1 and determines whether the logic block of Fig. 5a will treat the 32 memory cells in function 30 generators F1,1 and G1,1 as a single bank of 32 cells for which a single output is selected in response to signals on the eight lines F1 through F4 and G1 through G4, or whether the logic block of Fig. 5a will treat the 32 memory cells in function generators F1,1 and G1,1 as two 35 banks of 16 cells each, for which separate outputs are 20~2a~6 selected, an F output in response to signals on lines F1 through F4 and a G output in response to signals on lines G1 through G4. Data to be written to memory cells of the F function generator F1,1 (for example memory cells M1,1 5 and M1,2) are provided on line DIN (shown in both Fig. 5a and Fig. 8).
A logical 1 in memory cell M1 produces a logical 0 on the inverted output of memory cell M1, turning off transistor T51b of MUX 51 and disabling the H1 and Hl 10 inputs to AND gates ANDFH1 and ANDGH1 respectively. The logical 1 in memory cell M1 turns on transistor T51a in MUX 51, which allows the signals on line Hl to be used as data signals to function generator G1,1. A logical 0 in memory cell M1 turns off transistor T51a so that the 15 signals on line Hl are not provided as data to G function generator G1,1. The high signal provided on the inverted output of memory cell M1 turns on transistor T51b, causing the G function generator G1,1 to receive data on line DIN. This high signal on the inverted output of memory 20 cell M1 is also provided to AND gates ANDFH1 and ANDGHl, enabling the signal on lines H1 and Hl to be provided to NOR gates NORFH1 and NORGH1 respectively. As can be seen in Fig. 8, a logical 1 in memory cell WE-F produces a logical 0 to NOR gate NORFH1. The combination of a 25 logical 1 in memory cell WE-F, a logical 0 in memory cell M1 (producing a logicaI 0 to AND gate ANDFH1) and a low signal on write enable line WE allows a high signal on line Hl (logical zero on line H1) to cause NOR gate NORFH1 to place a high signal on transistor T81H so that memory 30 cells M1,1, M1,2 and other memory cells (fourteen others in this embodiment) in function generator F1,1 can be written to in response to addresses provided on lines F1 through F4 as decoded by NOR gates NOR81 through NOR88 to control transistors such as T85,1 and T81a.

Decoding the Input Data Signals F1 through F4 Only one of memory cells Ml,l through Ml,16 will be connected at any one time to line DIN by having all three of its write enable transistors such as T85,1, T81a and 5 T81H turned on. In the embodiment of Fig. 8, the decoding is performed in two stages (other decode logic is also possible, as is well known). Writing to memory cells Ml,l through Ml,4 is controlled by NOR gate NOR85 which provides a high output signal only when lines Fl and F3 10 are low. Three other groups of memory cells M5 through M16 (not shown) are addressed by other combinations of signals on lines Fl and F3.
Taking the case when lines Fl and F3 are low, transistors T85,1 through T85,4 will be high. If lines F2 15 and F4 are low, NOR gate NOR81 will provide a high output signal (and NOR gates NOR82 through NOR84 will all provide low output signals). The high output signal on NOR gate NOR81 will turn on transistors T81a and T81b. If transistor T81H is also on, the data on line DIN as 20 inverted by inverter IIN will be written to memory cell Ml,l.

Writinq to and Readinq from Memory Cells Ml,l throuqh Ml,16 Since transistors T81b and T85b are also turned on by 25 the combination of low signals on lines F1 through F4, the data on DIN which is inverted and entered to memory cell M1,1 will be inverted again by inverter I1,1 and provided on F function generator output line FA. (Of course, rather than providing a separate inverter Il,l, it is 30 possible to provide the 7 output of memory cell M1,1 to the output line FA of function generator Fl,l. And rather than providing inverters Il,l, Il,2, etc on each of sixteen cells Ml,1 through M1,16, it is possible to provide a single inverter to invert and buffer the signal 2~22Q5~

on node N85. However such an embodiment is not preferred because signal propagation would be slower.
If memory cells Ml through M16 are configured as RAM
storage, in the embodiment of Fig. 8, they will be read as 5 serial output on the FA output line from F function generator F1,1. The F output signal from function generator F1,1 shown in Fig. 5a is derived by providing the FA output signal of Fig. 8 to an inverter. This data is accessed by connecting, during configuration of the 10 array, the F output line shown in Fig. 5b to a desired input line of another configurable logic block like that shown in Fig. 5b located in another part of the array. As shown in Fig. 5b, the four signals Hl, DIN, WE and clock enable signal CE can be taken from interconnect lines 15 physically spaced apart around the logic block. In one embodiment these signals are decoded within the logic block and applied to desired lines, adding another level of programmability.
Of course many other embodiments which provide for 20 loading data both during configuration of the logic array cell and for loading data during operation of the logic array cell are also possible.
In light of the above disclosure, other embodiments of the present invention will become obvious to those 25 skilled in the art. For example, though a table look-up means of using memory cells to provide a combinatorial logic function has been described, other arrangements are also possible such as using memory cells to connect or disconnect AND, OR, XOR, and invert logic gates. For 30 another example, though a memory cell comprising two inverters in series has been described, a typical six transistor static memory cell can be used and provided with access from two sources. For yet another example, although a logic block having two function generators is 35 shown, it is clear that logic blocks having other numbers 2~22~5~

of function generators can also be provided, and that memory cells within a plurality of function generators can be controlled to provide different numbers of words of output. Such variations are intended to fall within the 5 scope of the present invention.

Claims (8)

1. A configurable logic array comprising:
a plurality of configurable logic blocks, each configurable logic block having at least two inputs;
a plurality of memory cells associated with each of said configurable logic blocks;
a plurality of configuration lines;
a plurality of interconnect lines, said interconnect lines being connectable to each other and to said inputs;
first means for writing to all of said memory cells through said configuration lines; and second means for writing to at least some of said memory cells through said interconnect lines.
2. A configurable logic array as in claim 1 in which said second means for writing to at least some of said memory cells after configuration of said configurable logic block is under control of logic programmed into said configurable logic array.
3. A configurable logic array as in claim 1 in which each of said memory cells includes two nodes for providing output signals complementary to each other.
4. A configurable logic array as in claim 3 in which said first means for writing to each of said memory cells includes a first access line electrically connectable to a first one of said plurality of configuration lines and a first pass transistor having a control terminal connected to a second one of said plurality of configuration lines for allowing said memory cell to be read or written to on said first access line.
5. A configurable logic array as in claim 4 in which said second means for writing to at least some of said memory cells comprises a second access line connectable to a first one of said plurality of interconnect lines and a second pass transistor having a control terminal connectable to a second one of said plurality of interconnect lines for allowing said memory cell to be written to on said second access line.
6. A configurable logic array as in claim 1 in which said memory cells are grouped to form a truth table for a desired logic function.
7. A configurable logic array having a configurable logic block comprising a memory cell electrically connected by a first address line to a first data line for receiving a first data signal during initial configuration of said configurable logic block, and electrically connected by a second address line to a second data line for receiving second data signals during operation of said configurable logic array.
8. A configurable logic array comprising:
a plurality of configurable logic blocks, each of said configurable logic blocks comprising at least two input lines, each of said plurality of configurable logic blocks further comprising a memory cell connectable to said input lines;
a plurality of configurable interconnect lines connectable to said input lines of said plurality of configurable logic blocks;
and a plurality of address lines and data lines electrically connected to said memory cells of said plurality of configurable logic blocks;
wherein said memory cells are programmable by either of said plurality of address lines and data lines or said configurable interconnect lines through said input lines.
CA 2022056 1989-07-28 1990-07-26 Distributed memory architecture for a configurable logic array and method for using distributed memory Expired - Lifetime CA2022056C (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
US07/387,566 US5343406A (en) 1989-07-28 1989-07-28 Distributed memory architecture for a configurable logic array and method for using distributed memory
US07/387,566 1989-07-28

Publications (2)

Publication Number Publication Date
CA2022056A1 CA2022056A1 (en) 1991-01-29
CA2022056C true CA2022056C (en) 1994-05-31

Family

ID=23530436

Family Applications (1)

Application Number Title Priority Date Filing Date
CA 2022056 Expired - Lifetime CA2022056C (en) 1989-07-28 1990-07-26 Distributed memory architecture for a configurable logic array and method for using distributed memory

Country Status (5)

Country Link
US (3) US5343406A (en)
EP (1) EP0410759B1 (en)
JP (1) JP2703397B2 (en)
CA (1) CA2022056C (en)
DE (3) DE69031525D1 (en)

Families Citing this family (232)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5452231A (en) * 1988-10-05 1995-09-19 Quickturn Design Systems, Inc. Hierarchically connected reconfigurable logic assembly
US5343406A (en) * 1989-07-28 1994-08-30 Xilinx, Inc. Distributed memory architecture for a configurable logic array and method for using distributed memory
US5255221A (en) * 1991-04-02 1993-10-19 At&T Bell Laboratories Fully configurable versatile field programmable function element
US5550782A (en) * 1991-09-03 1996-08-27 Altera Corporation Programmable logic array integrated circuits
US20020130681A1 (en) * 1991-09-03 2002-09-19 Cliff Richard G. Programmable logic array integrated circuits
US6759870B2 (en) 1991-09-03 2004-07-06 Altera Corporation Programmable logic array integrated circuits
AT207234T (en) * 1992-07-02 2001-11-15 Atmel Corp Uninterrupted optional free access memory system
CA2091860A1 (en) * 1992-07-29 1994-01-30 F. Erich Goetting Configuration control unit for programming a field programmable gate array and reading array status
GB9223226D0 (en) * 1992-11-05 1992-12-16 Algotronix Ltd Improved configurable cellular array (cal ii)
GB9303084D0 (en) * 1993-02-16 1993-03-31 Inmos Ltd Programmable logic circuit
JPH06243677A (en) * 1993-02-19 1994-09-02 Hitachi Ltd Semiconductor storage device, memory device and variety setting method therefor
US5550839A (en) * 1993-03-12 1996-08-27 Xilinx, Inc. Mask-programmed integrated circuits having timing and logic compatibility to user-configured logic arrays
US5815024A (en) * 1993-06-11 1998-09-29 Altera Corporation Look-up table using multi-level decode
US5438295A (en) 1993-06-11 1995-08-01 Altera Corporation Look-up table using multi-level decode
US5457410A (en) * 1993-08-03 1995-10-10 Btr, Inc. Architecture and interconnect scheme for programmable logic circuits
US5898319A (en) * 1993-09-02 1999-04-27 Xilinx, Inc. Method and structure for providing fast conditional sum in a field programmable gate array
US5546018A (en) * 1993-09-02 1996-08-13 Xilinx, Inc. Fast carry structure with synchronous input
US5481206A (en) 1993-09-02 1996-01-02 Xilinx, Inc. Circuit for fast carry and logic
US6288570B1 (en) 1993-09-02 2001-09-11 Xilinx, Inc. Logic structure and circuit for fast carry
US6154053A (en) * 1993-09-02 2000-11-28 Xilinx, Inc. Look-ahead carry structure with homogeneous CLB structure and pitch larger than CLB pitch
DE69430320D1 (en) * 1993-12-13 2002-05-08 Lattice Semiconductor Corp Application-specific modules in a programmable logic building block
US5682107A (en) * 1994-04-01 1997-10-28 Xilinx, Inc. FPGA architecture with repeatable tiles including routing matrices and logic matrices
US5646547A (en) * 1994-04-28 1997-07-08 Xilinx, Inc. Logic cell which can be configured as a latch without static one's problem
US5661660A (en) * 1994-05-09 1997-08-26 Xilinx, Inc. Method for providing multiple function symbols
US5680518A (en) * 1994-08-26 1997-10-21 Hangartner; Ricky D. Probabilistic computing methods and apparatus
US5566123A (en) * 1995-02-10 1996-10-15 Xilinx, Inc. Synchronous dual port ram
US5570040A (en) * 1995-03-22 1996-10-29 Altera Corporation Programmable logic array integrated circuit incorporating a first-in first-out memory
US5572148A (en) * 1995-03-22 1996-11-05 Altera Corporation Programmable logic array integrated circuit with general-purpose memory configurable as a random access or FIFO memory
US6049223A (en) 1995-03-22 2000-04-11 Altera Corporation Programmable logic array integrated circuit with general-purpose memory configurable as a random access or FIFO memory
US5757207A (en) 1995-03-22 1998-05-26 Altera Corporation Programmable logic array integrated circuit incorporating a first-in first-out memory
GB9508932D0 (en) * 1995-05-02 1995-06-21 Xilinx Inc FPGA with parallel and serial user interfaces
GB9508931D0 (en) 1995-05-02 1995-06-21 Xilinx Inc Programmable switch for FPGA input/output signals
US5652529A (en) * 1995-06-02 1997-07-29 International Business Machines Corporation Programmable array clock/reset resource
US5559450A (en) * 1995-07-27 1996-09-24 Lucent Technologies Inc. Field programmable gate array with multi-port RAM
US5646545A (en) * 1995-08-18 1997-07-08 Xilinx, Inc. Time multiplexed programmable logic device
US5784313A (en) * 1995-08-18 1998-07-21 Xilinx, Inc. Programmable logic device including configuration data or user data memory slices
US5821773A (en) * 1995-09-06 1998-10-13 Altera Corporation Look-up table based logic element with complete permutability of the inputs to the secondary signals
US5719507A (en) * 1995-10-12 1998-02-17 Xilinx, Inc. Logic gate having transmission gate for electrically configurable device multiplexer
US5600264A (en) * 1995-10-16 1997-02-04 Xilinx, Inc. Programmable single buffered six pass transistor configuration
US5802540A (en) * 1995-11-08 1998-09-01 Altera Corporation Programming and verification address generation for random access memory blocks in programmable logic array integrated circuit devices
US5914906A (en) * 1995-12-20 1999-06-22 International Business Machines Corporation Field programmable memory array
US5894228A (en) 1996-01-10 1999-04-13 Altera Corporation Tristate structures for programmable logic devices
US6882177B1 (en) 1996-01-10 2005-04-19 Altera Corporation Tristate structures for programmable logic devices
US5760602A (en) * 1996-01-17 1998-06-02 Hewlett-Packard Company Time multiplexing a plurality of configuration settings of a programmable switch element in a FPGA
US5841295A (en) * 1996-02-09 1998-11-24 Hewlett-Packard Company Hybrid programmable logic device
US5737766A (en) * 1996-02-14 1998-04-07 Hewlett Packard Company Programmable gate array configuration memory which allows sharing with user memory
US5744980A (en) * 1996-02-16 1998-04-28 Actel Corporation Flexible, high-performance static RAM architecture for field-programmable gate arrays
US5623217A (en) * 1996-02-26 1997-04-22 Lucent Technologies Inc. Field programmable gate array with write-port enabled memory
GB9604496D0 (en) * 1996-03-01 1996-05-01 Xilinx Inc Embedded memory for field programmable gate array
US6570404B1 (en) 1996-03-29 2003-05-27 Altera Corporation High-performance programmable logic architecture
US5924115A (en) * 1996-03-29 1999-07-13 Interval Research Corporation Hierarchical memory architecture for a programmable integrated circuit having an interconnect structure connected in a tree configuration
US5796269A (en) * 1996-04-09 1998-08-18 Xilinx, Inc. Composable memory array for a programmable logic device and method for implementing same
US6184709B1 (en) * 1996-04-09 2001-02-06 Xilinx, Inc. Programmable logic device having a composable memory array overlaying a CLB array
US6346824B1 (en) 1996-04-09 2002-02-12 Xilinx, Inc. Dedicated function fabric for use in field programmable gate arrays
US5977791A (en) 1996-04-15 1999-11-02 Altera Corporation Embedded memory block with FIFO mode for programmable logic device
US5894565A (en) * 1996-05-20 1999-04-13 Atmel Corporation Field programmable gate array with distributed RAM and increased cell utilization
US5801551A (en) * 1996-08-01 1998-09-01 Advanced Micro Devices, Inc. Depletion mode pass gates with controlling decoder and negative power supply for a programmable logic device
US5933023A (en) * 1996-09-03 1999-08-03 Xilinx, Inc. FPGA architecture having RAM blocks with programmable word length and width and dedicated address and data lines
US6624658B2 (en) * 1999-02-04 2003-09-23 Advantage Logic, Inc. Method and apparatus for universal program controlled bus architecture
US6034547A (en) * 1996-09-04 2000-03-07 Advantage Logic, Inc. Method and apparatus for universal program controlled bus
US5826006A (en) * 1996-09-30 1998-10-20 International Business Machines Corporation Method and apparatus for testing the data output system of a memory system
US5844422A (en) * 1996-11-13 1998-12-01 Xilinx, Inc. State saving and restoration in reprogrammable FPGAs
US6297665B1 (en) 1996-11-22 2001-10-02 Xilinx, Inc. FPGA architecture with dual-port deep look-up table RAMS
US5889413A (en) * 1996-11-22 1999-03-30 Xilinx, Inc. Lookup tables which double as shift registers
US6323682B1 (en) 1996-11-22 2001-11-27 Xilinx, Inc. FPGA architecture with wide function multiplexers
US6288568B1 (en) 1996-11-22 2001-09-11 Xilinx, Inc. FPGA architecture with deep look-up table RAMs
DE19651075A1 (en) 1996-12-09 1998-06-10 Pact Inf Tech Gmbh Unit for processing numerical and logical operations used in processors (CPU's), multiprocessor systems, Datenflußprozessoren (DFP's), digital signal processors (DSP's) or the like
DE19654595A1 (en) 1996-12-20 1998-07-02 Pact Inf Tech Gmbh I0- and memory bus system for DFPs and modules having a two- or multidimensional programmable cell structures
AT243390T (en) 1996-12-27 2003-07-15 Pact Inf Tech Gmbh A method for automatic dynamic reloading of data flow processors (dfps) and modules having a two- or multi-dimensional programmable cell structure (FPGAs DPGAs, or the like.)
US5959466A (en) 1997-01-31 1999-09-28 Actel Corporation Field programmable gate array with mask programmed input and output buffers
US6542998B1 (en) 1997-02-08 2003-04-01 Pact Gmbh Method of self-synchronization of configurable elements of a programmable module
US5963050A (en) 1997-02-26 1999-10-05 Xilinx, Inc. Configurable logic element with fast feedback paths
US5889411A (en) * 1997-02-26 1999-03-30 Xilinx, Inc. FPGA having logic element carry chains capable of generating wide XOR functions
US5920202A (en) * 1997-02-26 1999-07-06 Xilinx, Inc. Configurable logic element with ability to evaluate five and six input functions
US5914616A (en) * 1997-02-26 1999-06-22 Xilinx, Inc. FPGA repeatable interconnect structure with hierarchical interconnect lines
US6204689B1 (en) 1997-02-26 2001-03-20 Xilinx, Inc. Input/output interconnect circuit for FPGAs
US6201410B1 (en) 1997-02-26 2001-03-13 Xilinx, Inc. Wide logic gate implemented in an FPGA configurable logic element
US6150837A (en) * 1997-02-28 2000-11-21 Actel Corporation Enhanced field programmable gate array
US5942913A (en) * 1997-03-20 1999-08-24 Xilinx, Inc. FPGA repeatable interconnect structure with bidirectional and unidirectional interconnect lines
US6014038A (en) * 1997-03-21 2000-01-11 Lightspeed Semiconductor Corporation Function block architecture for gate array
US5905385A (en) * 1997-04-01 1999-05-18 Advanced Micro Devices, Inc. Memory bits used to couple look up table inputs to facilitate increased availability to routing resources particularly for variable sized look up tables for a field programmable gate array (FPGA)
US6551857B2 (en) 1997-04-04 2003-04-22 Elm Technology Corporation Three dimensional structure integrated circuits
US6034540A (en) * 1997-04-08 2000-03-07 Altera Corporation Programmable logic integrated circuit architecture incorporating a lonely register
US6134516A (en) * 1997-05-02 2000-10-17 Axis Systems, Inc. Simulation server system and method
US6421251B1 (en) 1997-05-02 2002-07-16 Axis Systems Inc Array board interconnect system and method
US6009256A (en) * 1997-05-02 1999-12-28 Axis Systems, Inc. Simulation/emulation system and method
US6026230A (en) * 1997-05-02 2000-02-15 Axis Systems, Inc. Memory simulation system and method
US6389379B1 (en) 1997-05-02 2002-05-14 Axis Systems, Inc. Converification system and method
US6321366B1 (en) 1997-05-02 2001-11-20 Axis Systems, Inc. Timing-insensitive glitch-free logic system and method
US6249143B1 (en) 1997-05-23 2001-06-19 Altera Corporation Programmable logic array integrated circuit with distributed random access memory array
TW371758B (en) * 1997-06-04 1999-10-11 Siemens Ag Method to optimize the signal-propagation-time in a reprogrammable switching circuit and reprogrammable switching circuit with program-code optimized in said signal-propagation time
US6020760A (en) * 1997-07-16 2000-02-01 Altera Corporation I/O buffer circuit with pin multiplexing
US6034857A (en) * 1997-07-16 2000-03-07 Altera Corporation Input/output buffer with overcurrent protection circuit
US6011744A (en) * 1997-07-16 2000-01-04 Altera Corporation Programmable logic device with multi-port memory
US6289494B1 (en) 1997-11-12 2001-09-11 Quickturn Design Systems, Inc. Optimized emulation and prototyping architecture
US6223313B1 (en) 1997-12-05 2001-04-24 Lightspeed Semiconductor Corporation Method and apparatus for controlling and observing data in a logic block-based asic
US6611932B2 (en) 1997-12-05 2003-08-26 Lightspeed Semiconductor Corporation Method and apparatus for controlling and observing data in a logic block-based ASIC
DE19861088A1 (en) 1997-12-22 2000-02-10 Pact Inf Tech Gmbh Repairing integrated circuits by replacing subassemblies with substitutes
US6172520B1 (en) 1997-12-30 2001-01-09 Xilinx, Inc. FPGA system with user-programmable configuration ports and method for reconfiguring the FPGA
US6028445A (en) * 1997-12-30 2000-02-22 Xilinx, Inc. Decoder structure and method for FPGA configuration
CA2320079A1 (en) * 1998-02-06 1999-08-12 Siemens Aktiengesellschaft Method and device for processing data in accordance with a predetermined processing function with the aid of a programmable logic element
US6467017B1 (en) 1998-06-23 2002-10-15 Altera Corporation Programmable logic device having embedded dual-port random access memory configurable as single-port memory
US6184707B1 (en) 1998-10-07 2001-02-06 Altera Corporation Look-up table based logic element with complete permutability of the inputs to the secondary signals
US6467009B1 (en) 1998-10-14 2002-10-15 Triscend Corporation Configurable processor system unit
US6163168A (en) * 1998-12-09 2000-12-19 Vantis Corporation Efficient interconnect network for use in FPGA device having variable grain architecture
US6324676B1 (en) 1999-01-14 2001-11-27 Xilinx, Inc. FPGA customizable to accept selected macros
US6357037B1 (en) 1999-01-14 2002-03-12 Xilinx, Inc. Methods to securely configure an FPGA to accept selected macros
US6305005B1 (en) 1999-01-14 2001-10-16 Xilinx, Inc. Methods to securely configure an FPGA using encrypted macros
US6301695B1 (en) 1999-01-14 2001-10-09 Xilinx, Inc. Methods to securely configure an FPGA using macro markers
US6160418A (en) * 1999-01-14 2000-12-12 Xilinx, Inc. Integrated circuit with selectively disabled logic blocks
US6262933B1 (en) 1999-01-29 2001-07-17 Altera Corporation High speed programmable address decoder
US6654889B1 (en) 1999-02-19 2003-11-25 Xilinx, Inc. Method and apparatus for protecting proprietary configuration data for programmable logic devices
US6400180B2 (en) 1999-02-25 2002-06-04 Xilinix, Inc. Configurable lookup table for programmable logic devices
US6184712B1 (en) 1999-02-25 2001-02-06 Xilinx, Inc. FPGA configurable logic block with multi-purpose logic/memory circuit
US6150838A (en) 1999-02-25 2000-11-21 Xilinx, Inc. FPGA configurable logic block with multi-purpose logic/memory circuit
US6396302B2 (en) * 1999-02-25 2002-05-28 Xilinx, Inc. Configurable logic element with expander structures
US6342792B1 (en) * 1999-03-04 2002-01-29 Altera Corporation Logic module circuitry for programmable logic devices
US6331790B1 (en) 2000-03-10 2001-12-18 Easic Corporation Customizable and programmable cell array
US6756811B2 (en) 2000-03-10 2004-06-29 Easic Corporation Customizable and programmable cell array
CN1378665A (en) 1999-06-10 2002-11-06 Pact信息技术有限公司 Programming concept
GB2351824B (en) 1999-07-02 2004-03-31 Altera Corp Embedded memory blocks for programmable logic
US6464142B1 (en) * 1999-10-29 2002-10-15 Si/Baker, Inc. Automated will call system
US6633181B1 (en) * 1999-12-30 2003-10-14 Stretch, Inc. Multi-scale programmable array
US6356110B1 (en) 2000-04-03 2002-03-12 Altera Corporation San Jose Ca Multifunction memory array in a programmable logic device
US6857043B1 (en) * 2000-04-28 2005-02-15 Altera Corporation Shift register implementations of first-in/first-out memories utilizing a double increment gray code counter
US6411124B2 (en) 2000-04-28 2002-06-25 Altera Corporation Programmable logic device logic modules with shift register capabilities
US6462577B1 (en) 2000-04-28 2002-10-08 Altera Corporation Configurable memory structures in a programmable logic device
US6738962B1 (en) 2000-06-12 2004-05-18 Altera Corporation Configuration and/or reconfiguration of integrated circuit devices that include programmable logic and microprocessor circuitry
US9037807B2 (en) 2001-03-05 2015-05-19 Pact Xpp Technologies Ag Processor arrangement on a chip including data processing, memory, and interface elements
DE50115584D1 (en) 2000-06-13 2010-09-16 Krass Maren Pipeline ct protocols and communication
US6721840B1 (en) 2000-08-18 2004-04-13 Triscend Corporation Method and system for interfacing an integrated circuit to synchronous dynamic memory and static memory
US7595659B2 (en) 2000-10-09 2009-09-29 Pact Xpp Technologies Ag Logic cell array and bus system
US8058899B2 (en) 2000-10-06 2011-11-15 Martin Vorbach Logic cell array and bus system
US8686475B2 (en) 2001-09-19 2014-04-01 Pact Xpp Technologies Ag Reconfigurable elements
EP1402382B1 (en) * 2001-06-20 2010-08-18 Richter, Thomas Data processing method
US7444531B2 (en) 2001-03-05 2008-10-28 Pact Xpp Technologies Ag Methods and devices for treating and processing data
US6724810B1 (en) 2000-11-17 2004-04-20 Xilinx, Inc. Method and apparatus for de-spreading spread spectrum signals
US6384627B1 (en) 2001-02-16 2002-05-07 Xilinx, Inc. Logic block used as dynamically configurable logic function
US7996827B2 (en) 2001-08-16 2011-08-09 Martin Vorbach Method for the translation of programs for reconfigurable architectures
US7844796B2 (en) 2001-03-05 2010-11-30 Martin Vorbach Data processing device and method
US6725364B1 (en) 2001-03-08 2004-04-20 Xilinx, Inc. Configurable processor system
US6388466B1 (en) 2001-04-27 2002-05-14 Xilinx, Inc. FPGA logic element with variable-length shift register capability
US6720796B1 (en) 2001-05-06 2004-04-13 Altera Corporation Multiple size memories in a programmable logic device
US8686549B2 (en) 2001-09-03 2014-04-01 Martin Vorbach Reconfigurable elements
US7434191B2 (en) 2001-09-03 2008-10-07 Pact Xpp Technologies Ag Router
US8914590B2 (en) 2002-08-07 2014-12-16 Pact Xpp Technologies Ag Data processing method and device
AU2003286131A1 (en) 2002-08-07 2004-03-19 Pact Xpp Technologies Ag Method and device for processing data
US7266725B2 (en) 2001-09-03 2007-09-04 Pact Xpp Technologies Ag Method for debugging reconfigurable architectures
US7577822B2 (en) 2001-12-14 2009-08-18 Pact Xpp Technologies Ag Parallel task operation in processor and reconfigurable coprocessor configured based on information in link list including termination information for synchronization
US6696856B1 (en) 2001-10-30 2004-02-24 Lightspeed Semiconductor Corporation Function block architecture with variable drive strengths
AU2003208266A1 (en) 2002-01-19 2003-07-30 Pact Xpp Technologies Ag Reconfigurable processor
EP2043000B1 (en) 2002-02-18 2011-12-21 Richter, Thomas Bus systems and reconfiguration method
US6996713B1 (en) 2002-03-29 2006-02-07 Xilinx, Inc. Method and apparatus for protecting proprietary decryption keys for programmable logic devices
US7162644B1 (en) 2002-03-29 2007-01-09 Xilinx, Inc. Methods and circuits for protecting proprietary configuration data for programmable logic devices
US6992503B2 (en) * 2002-07-08 2006-01-31 Viciciv Technology Programmable devices with convertibility to customizable devices
US7112994B2 (en) * 2002-07-08 2006-09-26 Viciciv Technology Three dimensional integrated circuits
US7489164B2 (en) * 2004-05-17 2009-02-10 Raminda Udaya Madurawe Multi-port memory devices
US20040004251A1 (en) * 2002-07-08 2004-01-08 Madurawe Raminda U. Insulated-gate field-effect thin film transistors
US7312109B2 (en) * 2002-07-08 2007-12-25 Viciciv, Inc. Methods for fabricating fuse programmable three dimensional integrated circuits
USRE45110E1 (en) 2006-03-20 2014-09-02 Raminda Udaya Madurawe MPGA products based on a prototype FPGA
US7673273B2 (en) * 2002-07-08 2010-03-02 Tier Logic, Inc. MPGA products based on a prototype FPGA
US7657861B2 (en) 2002-08-07 2010-02-02 Pact Xpp Technologies Ag Method and device for processing data
WO2004015764A2 (en) 2002-08-08 2004-02-19 Leedy Glenn J Vertical system integration
EP1537486A1 (en) 2002-09-06 2005-06-08 PACT XPP Technologies AG Reconfigurable sequencer structure
US7349498B2 (en) * 2002-10-07 2008-03-25 International Business Machines Corporation Method and system for data and edge detection with correlation tables
US7042756B2 (en) * 2002-10-18 2006-05-09 Viciciv Technology Configurable storage device
US7084666B2 (en) * 2002-10-21 2006-08-01 Viciciv Technology Programmable interconnect structures
US6842039B1 (en) 2002-10-21 2005-01-11 Altera Corporation Configuration shift register
US7671626B1 (en) 2002-10-24 2010-03-02 Altera Corporation Versatile logic element and logic array block
US6937064B1 (en) * 2002-10-24 2005-08-30 Altera Corporation Versatile logic element and logic array block
DE10255768B3 (en) * 2002-11-28 2004-06-24 Infineon Technologies Ag Configurable logic block device using field programmable gate array technology and incorporating look-up tables
US7111110B1 (en) 2002-12-10 2006-09-19 Altera Corporation Versatile RAM for programmable logic device
US6798240B1 (en) 2003-01-24 2004-09-28 Altera Corporation Logic circuitry with shared lookup table
US7800401B1 (en) 2003-02-10 2010-09-21 Altera Corporation Fracturable lookup table and logic element
US6943580B2 (en) 2003-02-10 2005-09-13 Altera Corporation Fracturable lookup table and logic element
US6888373B2 (en) 2003-02-11 2005-05-03 Altera Corporation Fracturable incomplete look up table for area efficient logic elements
US7613900B2 (en) * 2003-03-31 2009-11-03 Stretch, Inc. Systems and methods for selecting input/output configuration in an integrated circuit
US7581081B2 (en) 2003-03-31 2009-08-25 Stretch, Inc. Systems and methods for software extensible multi-processing
US7590829B2 (en) * 2003-03-31 2009-09-15 Stretch, Inc. Extension adapter
US8001266B1 (en) 2003-03-31 2011-08-16 Stretch, Inc. Configuring a multi-processor system
US7000211B2 (en) * 2003-03-31 2006-02-14 Stretch, Inc. System and method for efficiently mapping heterogeneous objects onto an array of heterogeneous programmable logic resources
US7255437B2 (en) * 2003-10-09 2007-08-14 Howell Thomas A Eyeglasses with activity monitoring
US7418575B2 (en) * 2003-07-29 2008-08-26 Stretch, Inc. Long instruction word processing with instruction extensions
US7373642B2 (en) * 2003-07-29 2008-05-13 Stretch, Inc. Defining instruction extensions in a standard programming language
EP1676208A2 (en) 2003-08-28 2006-07-05 PACT XPP Technologies AG Data processing device and method
US7185035B1 (en) 2003-10-23 2007-02-27 Altera Corporation Arithmetic structures for programmable logic devices
US7129744B2 (en) * 2003-10-23 2006-10-31 Viciciv Technology Programmable interconnect structures
US7565388B1 (en) 2003-11-21 2009-07-21 Altera Corporation Logic cell supporting addition of three binary words
US7219325B1 (en) * 2003-11-21 2007-05-15 Xilinx, Inc. Exploiting unused configuration memory cells
US7317264B2 (en) * 2003-11-25 2008-01-08 Eaton Corporation Method and apparatus to independently control contactors in a multiple contactor configuration
US7030651B2 (en) 2003-12-04 2006-04-18 Viciciv Technology Programmable structured arrays
US7176716B2 (en) * 2003-12-24 2007-02-13 Viciciv Technology Look-up table structure with embedded carry logic
US7336097B2 (en) * 2003-12-24 2008-02-26 Viciciv, Inc. Look-up table structure with embedded carry logic
US7019557B2 (en) * 2003-12-24 2006-03-28 Viciciv Technology Look-up table based logic macro-cells
US7176713B2 (en) * 2004-01-05 2007-02-13 Viciciv Technology Integrated circuits with RAM and ROM fabrication options
KR100564611B1 (en) * 2004-02-14 2006-03-29 삼성전자주식회사 Damping structure for hard disk drive
US7167022B1 (en) 2004-03-25 2007-01-23 Altera Corporation Omnibus logic element including look up table based logic elements
US7030652B1 (en) 2004-04-23 2006-04-18 Altera Corporation LUT-based logic element with support for Shannon decomposition and associated method
US7635988B2 (en) * 2007-11-19 2009-12-22 Tier Logic, Inc. Multi-port thin-film memory devices
US7084665B1 (en) 2004-07-22 2006-08-01 Altera Corporation Distributed random access memory in a programmable logic device
US7301822B1 (en) * 2005-05-18 2007-11-27 Xilinx, Inc. Multi-boot configuration of programmable devices
US7358762B1 (en) 2005-05-18 2008-04-15 Xilinx, Inc. Parallel interface for configuring programmable devices
JP2007012773A (en) * 2005-06-29 2007-01-18 Nec Electronics Corp Semiconductor device with multilayered wiring
US7391236B2 (en) * 2005-12-27 2008-06-24 Altera Corporation Distributed memory in field-programmable gate array integrated circuit devices
US8250503B2 (en) 2006-01-18 2012-08-21 Martin Vorbach Hardware definition method including determining whether to implement a function as hardware or software
US7486111B2 (en) * 2006-03-08 2009-02-03 Tier Logic, Inc. Programmable logic devices comprising time multiplexed programmable interconnect
US8331549B2 (en) * 2006-05-01 2012-12-11 Verint Americas Inc. System and method for integrated workforce and quality management
US20080024165A1 (en) * 2006-07-28 2008-01-31 Raminda Udaya Madurawe Configurable embedded multi-port memory
US7456653B2 (en) * 2007-03-09 2008-11-25 Altera Corporation Programmable logic device having logic array block interconnect lines that can interconnect logic elements in different logic blocks
US7508231B2 (en) 2007-03-09 2009-03-24 Altera Corporation Programmable logic device having redundancy with logic element granularity
US7576561B1 (en) 2007-11-13 2009-08-18 Xilinx, Inc. Device and method of configuring a device having programmable logic
US8643162B2 (en) 2007-11-19 2014-02-04 Raminda Udaya Madurawe Pads and pin-outs in three dimensional integrated circuits
US20090128189A1 (en) * 2007-11-19 2009-05-21 Raminda Udaya Madurawe Three dimensional programmable devices
US7812458B2 (en) * 2007-11-19 2010-10-12 Tier Logic, Inc. Pad invariant FPGA and ASIC devices
US7602213B2 (en) * 2007-12-26 2009-10-13 Tier Logic, Inc. Using programmable latch to implement logic
US7573293B2 (en) * 2007-12-26 2009-08-11 Tier Logic, Inc. Programmable logic based latches and shift registers
US7573294B2 (en) * 2007-12-26 2009-08-11 Tier Logic, Inc. Programmable logic based latches and shift registers
US7795913B2 (en) * 2007-12-26 2010-09-14 Tier Logic Programmable latch based multiplier
US7816947B1 (en) 2008-03-31 2010-10-19 Man Wang Method and apparatus for providing a non-volatile programmable transistor
US8230375B2 (en) 2008-09-14 2012-07-24 Raminda Udaya Madurawe Automated metal pattern generation for integrated circuits
US7969812B2 (en) * 2009-07-13 2011-06-28 Seagate Technology Llc Semiconductor control line address decoding circuit
US20110085304A1 (en) * 2009-10-14 2011-04-14 Irvine Sensors Corporation Thermal management device comprising thermally conductive heat spreader with electrically isolated through-hole vias
US8159265B1 (en) 2010-11-16 2012-04-17 Raminda Udaya Madurawe Memory for metal configurable integrated circuits
US8159266B1 (en) 2010-11-16 2012-04-17 Raminda Udaya Madurawe Metal configurable integrated circuits
US8159268B1 (en) 2010-11-16 2012-04-17 Raminda Udaya Madurawe Interconnect structures for metal configurable integrated circuits
KR20150021021A (en) 2012-05-25 2015-02-27 가부시키가이샤 한도오따이 에네루기 켄큐쇼 Programmable logic device and semiconductor device
WO2014061567A1 (en) 2012-10-17 2014-04-24 Semiconductor Energy Laboratory Co., Ltd. Programmable logic device
KR20140073427A (en) 2012-12-06 2014-06-16 가부시키가이샤 한도오따이 에네루기 켄큐쇼 Semiconductor device
TWI611419B (en) 2012-12-24 2018-01-11 半導體能源研究所股份有限公司 Programmable logic device and semiconductor device
JP2015188211A (en) 2014-03-13 2015-10-29 株式会社半導体エネルギー研究所 Operation method of programmable logic device
TWI643457B (en) 2014-04-25 2018-12-01 日商半導體能源研究所股份有限公司 The semiconductor device
US9824024B1 (en) * 2014-10-31 2017-11-21 Altera Corporation Configurable storage blocks with embedded first-in first-out and delay line circuitry

Family Cites Families (30)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS558135A (en) * 1978-07-04 1980-01-21 Mamoru Tanaka Rewritable programable logic array
JPS6213758B2 (en) * 1981-01-08 1987-03-28 Nippon Electric Co
US4791602A (en) * 1983-04-14 1988-12-13 Control Data Corporation Soft programmable logic array
JPH073862B2 (en) * 1983-07-27 1995-01-18 株式会社日立製作所 A semiconductor memory device
US4870302A (en) * 1984-03-12 1989-09-26 Xilinx, Inc. Configurable electrical circuit having configurable logic elements and configurable interconnects
US4706216A (en) * 1985-02-27 1987-11-10 Xilinx, Inc. Configurable logic element
US4896296A (en) * 1985-03-04 1990-01-23 Lattice Semiconductor Corporation Programmable logic device configurable input/output cell
US4677318A (en) * 1985-04-12 1987-06-30 Altera Corporation Programmable logic storage element for programmable logic devices
US4670748A (en) * 1985-08-09 1987-06-02 Harris Corporation Programmable chip select decoder
US4821233A (en) * 1985-09-19 1989-04-11 Xilinx, Incorporated 5-transistor memory cell with known state on power-up
JPS62107520A (en) * 1985-11-01 1987-05-18 Matsushita Electric Ind Co Ltd Programmable logic array
JPH0778993B2 (en) * 1985-11-05 1995-08-23 株式会社日立製作所 Semiconductor memory
US4845633A (en) * 1985-12-02 1989-07-04 Apple Computer Inc. System for programming graphically a programmable, asynchronous logic cell and array
JPH0648724B2 (en) * 1986-04-09 1994-06-22 株式会社日立製作所 Master slice semiconductor integrated circuit device
US4791603A (en) * 1986-07-18 1988-12-13 Honeywell Inc. Dynamically reconfigurable array logic
US4758745B1 (en) * 1986-09-19 1994-11-15 Actel Corp User programmable integrated circuit interconnect architecture and test method
DD259935B5 (en) * 1987-04-16 1993-10-14 Mikroelektronik Und Technologi Write - read - circuit
JPH01109599A (en) * 1987-10-22 1989-04-26 Nec Corp Writable and erasable semiconductor memory device
JP2541248B2 (en) * 1987-11-20 1996-10-09 三菱電機株式会社 Programmable logic array
US5109353A (en) * 1988-12-02 1992-04-28 Quickturn Systems, Incorporated Apparatus for emulation of electronic hardware system
US4942319A (en) * 1989-01-19 1990-07-17 National Semiconductor Corp. Multiple page programmable logic architecture
US5021689A (en) * 1989-01-19 1991-06-04 National Semiconductor Corp. Multiple page programmable logic architecture
JP2582439B2 (en) * 1989-07-11 1997-02-19 富士通株式会社 Writable semiconductor memory device
US5343406A (en) * 1989-07-28 1994-08-30 Xilinx, Inc. Distributed memory architecture for a configurable logic array and method for using distributed memory
US5231588A (en) * 1989-08-15 1993-07-27 Advanced Micro Devices, Inc. Programmable gate array with logic cells having symmetrical input/output structures
US4972105A (en) * 1989-09-22 1990-11-20 The U.S. Government As Represented By The Director, National Security Agency Programmable configurable logic memory
US4975601A (en) * 1989-09-29 1990-12-04 Sgs-Thomson Microelectronics, Inc. User-writable random access memory logic block for programmable logic devices
KR930009704B1 (en) * 1991-09-07 1993-10-08 경상현 Semiconductor device with chip select pair
US5216636A (en) * 1991-09-16 1993-06-01 Advanced Micro Devices, Inc. Cmos memory cell
US5315178A (en) * 1993-08-27 1994-05-24 Hewlett-Packard Company IC which can be used as a programmable logic cell array or as a register file

Also Published As

Publication number Publication date
DE410759T1 (en) 1991-08-14
US5343406A (en) 1994-08-30
US5432719A (en) 1995-07-11
EP0410759B1 (en) 1997-10-01
DE69031525T2 (en) 1998-01-29
CA2022056A1 (en) 1991-01-29
JPH03132212A (en) 1991-06-05
DE69031525D1 (en) 1997-11-06
EP0410759A2 (en) 1991-01-30
US5488316A (en) 1996-01-30
JP2703397B2 (en) 1998-01-26
EP0410759A3 (en) 1992-05-27

Similar Documents

Publication Publication Date Title
US7285982B2 (en) Configuration circuits for programmable logic devices
US6191614B1 (en) FPGA configuration circuit including bus-based CRC register
US5811986A (en) Flexible synchronous/asynchronous cell structure for a high density programmable logic device
CA2409161C (en) Method and apparatus for incorporating a multiplier into an fpga
EP0454352B1 (en) Configurable logic array
US6998872B1 (en) Lookup table circuit optionally configurable as two or more smaller lookup tables with independent inputs
US5612631A (en) An I/O macrocell for a programmable logic device
CN1188865C (en) Method and device of using compressed data in far-end box to initialize integrated circuit
JP4891448B2 (en) Programmable logic integrated circuit
US5204556A (en) Programmable interconnect structure for logic blocks
EP0746103B1 (en) Programmable logic array integrated circuits
US6184709B1 (en) Programmable logic device having a composable memory array overlaying a CLB array
US5633830A (en) Random access memory block circuitry for programmable logic array integrated circuit devices
US5523706A (en) High speed, low power macrocell
US6851047B1 (en) Configuration in a configurable system on a chip
US7550996B2 (en) Structured integrated circuit device
US7345505B2 (en) Alterable application specific integrated circuit (ASIC)
US6191611B1 (en) Driver circuitry for programmable logic devices with hierarchical interconnection resources
US5646544A (en) System and method for dynamically reconfiguring a programmable gate array
US5848285A (en) Macrocell having a dual purpose input register for use in a logic device
EP0420389B1 (en) Logic block for programmable logic devices
US5570051A (en) Multiplexed by-passable memory devices with increased speed and improved flip-flop utilization
EP0445909B1 (en) Integrated circuit
EP0735685A2 (en) Programmable power reduction circuit for programmable logic device
US20070241773A1 (en) Hybrid logic/interconnect circuit in a configurable ic

Legal Events

Date Code Title Description
EEER Examination request
MKEX Expiry