Connect public, paid and private patent data with Google Patents Public Datasets

Fault tolerant smart card

Info

Publication number
CA1315408C
CA1315408C CA 590288 CA590288A CA1315408C CA 1315408 C CA1315408 C CA 1315408C CA 590288 CA590288 CA 590288 CA 590288 A CA590288 A CA 590288A CA 1315408 C CA1315408 C CA 1315408C
Authority
CA
Grant status
Grant
Patent type
Prior art keywords
card
microcontroller
means
secondary
smart
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CA 590288
Other languages
French (fr)
Inventor
Winslow E. Jackson
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Pitney-Bowes Inc
Original Assignee
Pitney-Bowes Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Grant date
Family has litigation

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/07Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16Error detection or correction of the data by redundancy in hardware
    • G06F11/1629Error detection by comparing the output of redundant processing systems
    • G06F11/1654Error detection by comparing the output of redundant processing systems where the output of only one of the redundant processing components can drive the attached hardware, e.g. memory or I/O
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/07Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/0703Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
    • G06F11/0706Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment
    • G06F11/073Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment in a memory management context, e.g. virtual memory or cache management
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/07Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/0703Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
    • G06F11/079Root cause analysis, i.e. error or fault diagnosis
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/07Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16Error detection or correction of the data by redundancy in hardware
    • G06F11/1629Error detection by comparing the output of redundant processing systems
    • G06F11/1641Error detection by comparing the output of redundant processing systems where the comparison is not performed by the redundant processing components
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/07Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16Error detection or correction of the data by redundancy in hardware
    • G06F11/1629Error detection by comparing the output of redundant processing systems
    • G06F11/165Error detection by comparing the output of redundant processing systems with continued operation after detection of the error
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/22Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/2205Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested
    • G06F11/2236Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested to test CPU or processors
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06KRECOGNITION OF DATA; PRESENTATION OF DATA; RECORD CARRIERS; HANDLING RECORD CARRIERS
    • G06K19/00Record carriers for use with machines and with at least a part designed to carry digital markings
    • G06K19/06Record carriers for use with machines and with at least a part designed to carry digital markings characterised by the kind of the digital marking, e.g. shape, nature, code
    • G06K19/067Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components
    • G06K19/07Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components with integrated circuit chips
    • G06K19/072Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components with integrated circuit chips the record carrier comprising a plurality of integrated circuit chips
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06KRECOGNITION OF DATA; PRESENTATION OF DATA; RECORD CARRIERS; HANDLING RECORD CARRIERS
    • G06K19/00Record carriers for use with machines and with at least a part designed to carry digital markings
    • G06K19/06Record carriers for use with machines and with at least a part designed to carry digital markings characterised by the kind of the digital marking, e.g. shape, nature, code
    • G06K19/067Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components
    • G06K19/07Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components with integrated circuit chips
    • G06K19/073Special arrangements for circuits, e.g. for protecting identification code in memory
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06QDATA PROCESSING SYSTEMS OR METHODS, SPECIALLY ADAPTED FOR ADMINISTRATIVE, COMMERCIAL, FINANCIAL, MANAGERIAL, SUPERVISORY OR FORECASTING PURPOSES; SYSTEMS OR METHODS SPECIALLY ADAPTED FOR ADMINISTRATIVE, COMMERCIAL, FINANCIAL, MANAGERIAL, SUPERVISORY OR FORECASTING PURPOSES, NOT OTHERWISE PROVIDED FOR
    • G06Q20/00Payment architectures, schemes or protocols
    • G06Q20/30Payment architectures, schemes or protocols characterised by the use of specific devices
    • G06Q20/34Payment architectures, schemes or protocols characterised by the use of specific devices using cards, e.g. integrated circuit [IC] cards or magnetic cards
    • G06Q20/341Active cards, i.e. cards including their own processing means, e.g. including an IC or chip
    • GPHYSICS
    • G07CHECKING-DEVICES
    • G07BTICKET-ISSUING APPARATUS; FARE-REGISTERING APPARATUS; FRANKING APPARATUS
    • G07B17/00Franking apparatus
    • G07B17/00016Relations between apparatus, e.g. franking machine at customer or apparatus at post office, in a franking system
    • G07B17/0008Communication details outside or between apparatus
    • GPHYSICS
    • G07CHECKING-DEVICES
    • G07BTICKET-ISSUING APPARATUS; FARE-REGISTERING APPARATUS; FRANKING APPARATUS
    • G07B17/00Franking apparatus
    • G07B17/00185Details internally of apparatus in a franking system, e.g. franking machine at customer or apparatus at post office
    • G07B17/00314Communication within apparatus, personal computer [PC] system, or server, e.g. between printhead and central unit in a franking machine
    • GPHYSICS
    • G07CHECKING-DEVICES
    • G07FCOIN-FREED OR LIKE APPARATUS
    • G07F7/00Mechanisms actuated by objects other than coins to free or to actuate vending, hiring, coin or paper currency dispensing or refunding apparatus
    • G07F7/08Mechanisms actuated by objects other than coins to free or to actuate vending, hiring, coin or paper currency dispensing or refunding apparatus by coded identity card or credit card or other personal identification means
    • G07F7/0806Details of the card
    • G07F7/0813Specific details related to card security
    • G07F7/082Features insuring the integrity of the data on or in the card
    • GPHYSICS
    • G07CHECKING-DEVICES
    • G07FCOIN-FREED OR LIKE APPARATUS
    • G07F7/00Mechanisms actuated by objects other than coins to free or to actuate vending, hiring, coin or paper currency dispensing or refunding apparatus
    • G07F7/08Mechanisms actuated by objects other than coins to free or to actuate vending, hiring, coin or paper currency dispensing or refunding apparatus by coded identity card or credit card or other personal identification means
    • G07F7/0806Details of the card
    • G07F7/0833Card having specific functional components
    • G07F7/084Additional components relating to data transfer and storing, e.g. error detection, self-diagnosis
    • GPHYSICS
    • G07CHECKING-DEVICES
    • G07FCOIN-FREED OR LIKE APPARATUS
    • G07F7/00Mechanisms actuated by objects other than coins to free or to actuate vending, hiring, coin or paper currency dispensing or refunding apparatus
    • G07F7/08Mechanisms actuated by objects other than coins to free or to actuate vending, hiring, coin or paper currency dispensing or refunding apparatus by coded identity card or credit card or other personal identification means
    • G07F7/10Mechanisms actuated by objects other than coins to free or to actuate vending, hiring, coin or paper currency dispensing or refunding apparatus by coded identity card or credit card or other personal identification means together with a coded signal, e.g. in the form of personal identification information, like personal identification number [PIN] or biometric data
    • G07F7/1008Active credit-cards provided with means to personalise their use, e.g. with PIN-introduction/comparison system
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/07Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/08Error detection or correction by redundancy in data representation, e.g. by using checking codes
    • G06F11/10Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
    • GPHYSICS
    • G07CHECKING-DEVICES
    • G07BTICKET-ISSUING APPARATUS; FARE-REGISTERING APPARATUS; FRANKING APPARATUS
    • G07B17/00Franking apparatus
    • G07B17/00016Relations between apparatus, e.g. franking machine at customer or apparatus at post office, in a franking system
    • G07B17/0008Communication details outside or between apparatus
    • G07B2017/00153Communication details outside or between apparatus for sending information
    • G07B2017/00177Communication details outside or between apparatus for sending information from a portable device, e.g. a card or a PCMCIA
    • GPHYSICS
    • G07CHECKING-DEVICES
    • G07BTICKET-ISSUING APPARATUS; FARE-REGISTERING APPARATUS; FRANKING APPARATUS
    • G07B17/00Franking apparatus
    • G07B17/00185Details internally of apparatus in a franking system, e.g. franking machine at customer or apparatus at post office
    • G07B17/00314Communication within apparatus, personal computer [PC] system, or server, e.g. between printhead and central unit in a franking machine
    • G07B2017/00338Error detection or handling
    • GPHYSICS
    • G07CHECKING-DEVICES
    • G07BTICKET-ISSUING APPARATUS; FARE-REGISTERING APPARATUS; FRANKING APPARATUS
    • G07B17/00Franking apparatus
    • G07B17/00185Details internally of apparatus in a franking system, e.g. franking machine at customer or apparatus at post office
    • G07B17/00314Communication within apparatus, personal computer [PC] system, or server, e.g. between printhead and central unit in a franking machine
    • G07B2017/00346Power handling, e.g. power-down routine
    • GPHYSICS
    • G07CHECKING-DEVICES
    • G07BTICKET-ISSUING APPARATUS; FARE-REGISTERING APPARATUS; FRANKING APPARATUS
    • G07B17/00Franking apparatus
    • G07B17/00733Cryptography or similar special procedures in a franking system
    • G07B2017/0079Time-dependency

Abstract

ABSTRACT OF THE DISCLOSURE

A fault tolerant smart card is provided having primary functional units including a standard ISO interface, a first microcontroller, a clock, and main memory. Secondary functional units including a secondary microcontroller, secondary memory with bit checking capability and an alternate battery power source are also provided. A microcontroller error detector is connected to both microcontrollers. Should a discrepancy between microcontrollers occur known test patterns are run on the second microcontroller to determine which microcontroller is faulty. A private access port provides alternate access to information stored in the fault tolerant smart card. Registers for funds remaining, error condition and access account are also provided.

Description

~ ~ 3 ~ 8 TITLE: FAULT TOLERANT SMART CARD
-: 3 4 rrECHNICAL FIELD

The present invention relates to a fault tolerant smart card and, more specifically, to a fault tolerant smart ¦ card ~hich may find particular application in the postage meter "
industry.
:' 9 10 ~IBACKGROUND AND OBJECTS OF
: THE INVENTION
.11 , 12Integrated circuit or so-called "intelligent" or 13 "smart" cards which include a microprocessor and memory are ;~
14 commercially available and are useful in many applications. Of increasing importance is the ability of smart cards to securely 16 1. transport monetary funds, including transportation of postal ~ ~ 17 ll funds or information relating to postage funds. Sae, for ~ 18 example, U.S. Patent No. ~,980,542 entitled "Postal Charge 19 1 Accounting Systam" wherein departmental postage meter use information is stored in smart card memory, and U.S. Patent No.
~ 21 li 4,978,839 entitled "Puatage Meter ~alue Card System" wherein ;, 22 l¦ postage meter funds are transferred from a value card center to ~ 2 3 1 a postage meter ~or recharging the postage meter vault.
:` ~ 24 ~` 25 26 j Given the increasing importance of information stored . 27 lin smart card memory, the adverse effects of a malfunctioning 28 l smart card can be quite costly. ~herefore, it wOula be highly .. 29 .,, , ~
:. ;l .; ,. ..
,,, ~
. 'I

,, ,.

, . .

~3~5~8 l desirable to provide a smart card having increased reliability. It would also be highly desirable to provide a 3 smart card which may be accessed by service personnel even were 4 a card mal~unction to occur. In this manner, monetary funds S stored in the card would not be ~lost~ due to card malfunction.
6 Therefore, it is an object of an aspect of the 7 present invenkion to prQvide an improved smart card.
8 It is an object of an aspect o~ the invention to 9 provide a faul~ tolerant smart card.
It is an object of an aspect o~ the invention to l provide access to information retained in memory of a smart 12 card which suffers a malfunction.
13 These and other highly desirable objects and 14 advantages are obtained in a convenient yet secure fault tolerant smart card.
16 Objects and advantages of the invention are set forth 17 in part herein and in part will be obvious herefrom, or may be 18 learned by practice with the invention, the same being realized 19 and attained by means of the instrumentalities and combinations pointed out in the appendsd claims.

SUMMARY QF THE INVENTION

23 In accordance with the present invention a fault 24 tolerant smart card is provided having primary functional units including a standard ISO interface, a primary microcontroller, 26 main memory including ROM, RAM and E~PROM, a clock generator and a power source. In addition to its normal smart card 28 functions the primary microcontroller addresses an access 29 account register and a microcontroller fault detector which, in turn, addresses an exception register. Secondary smart card ,~

:, !; !

, I i ,.~,,., I

1 ¦~ functional units are provided including a secondary 2 ~¦ microcontroller, secondary memory which may include ROM and 3 ~ associated check bits, a funds remaining shadow register, the b access account register, the microcontroller fault detector, and the exception condition register. A private access port is 6 also provided. All of the secondary units requiring power 7 support are connected to an alternate battery power source.
8 The secondary microcontroller is connected to the primary and 9 secondary clock units, the microcontroller fault detector and the funds remaining register. The secondary microcontroller ll addresses the secondary memory and has read-only access to the 12 main memory.
13 In normal operation the primary and secondary 14 microcontrollers operate synchronously and execute in parallel identical instructions from the same memory store, but with the 16 secondary microcontroller having read-only access to the main 17 memory.

18 Should the microcontroller fault detector sense a 19 fault in either of the main or secondary microcontrollers, as evidenced by an inconsistency between microcontroller signals, 21 the exception register will be written into. When this occurs 22 the primary microcontroller will be maintained in a frozen 23 state and the secondary microcon-troller will be released from 24 the main memory to address the secondary memory and run known test patterns. Should a fault occur during the test the 26 secondary microcontroller is assumed to be faulty and the main 27 microcontroller will be permitted to continue processing. Of 28 course, the user miqht be notified that card service and/or 29 replacement is required.

,.....
, ;.
., .
.j ~l i 13~40~

1 1 On the other hand, if no error occurs during the test 2 1 then the main microcontroller is assumed to be faulty, the card remains inoperable, and the user is notified by an appropriate 4 flag that a card fault condition exists.
Advantageously, the private access port perrnits 6 service personnel to directly access the secondary microcontroller, the funds remaining register, the access 8 account register and the exception condition register. Service 9 personnel might also make use of the secondary microcontroller, such as to access in read-only fashion the main memory. In the ll preferred embodiment including check bits the check bits would 12 detect and circumvent any single bit failure in the secondary 13 memory.
14 Thus, it will readily be appreciated that the fault tolerant smart card according to the present invention 16 advantageously provides a smart card capable of detecting and 17 circumventing a single bit or single path failure.
18 Notwithstanding such a failure, the fault tolerant smart card lg remarkably provides "back-door" access through a private access port to important information held in the smart card.
21 Advantageously, the person acquiring access through the private 22 access port is able to determine the amount of any funds 23 remaining in the card and access other important information in 24 the card main memory. As a further advantage of the present invention the primary functional units communicate via the 26 standard ISO interface in a traditional manner. Therefore, the 27 fault tolerant smart card in accordance with the invention may 28 be used in conjunction with existing, unmodified equipment. By 2g way of example only, the fault tolerant smart card according to ,,"'.

131 5~

the pre~ent invention may find particular application in the systems disclos~d in the aforementioned patent applications.
Other aspects of this invention are as ~ollows:
A ~ault tolerant smart card comprising:

a standard input-output interface;
..~

clock means for providing a time reference during smart card operations;
,., main memory means for storing program and data information;

first microcontroller means connected to said interface, said clock means and said main memory : means for performing normal smart card functions;

.--secondary microcontroller means connected to said first microcontroller means, said clock means, :.
.,'. : said main memory means and to secondary memory :
m~ans for performing normal smart card functions '~ in synchronization with said first ;~ : microcontroller means;
.

s~

., ,, .
. 5 ?

';

microcontroller error detection means connected to said first microcontroller means and said secondary microcontroller means for detecting a failure of either of said first or secondary microcontrollers; and "' primary power supply means eonnected to said :
~,, first microcontroller means.

~ A fault tolerant smart card comprising:
;', a standard input-output interface;
:',.
., . clock means for providinq a time reference during smart card operations;
:, .:
,.:
. main memory means for storing program and data . ~
.`. information;
il .
:;
:. first microcontroller m~ans connected to said interface, said cloc~ means and said main m~msry means for performing normal smart card functions;
~", .~ ~ secondary microcontroller means csnnected to said . ........................................................................ .
~: first microcontroller means, said clock means, :.:
` ~ said main memory means and to secondary memory ,:~

. . .
, ~:
, ,:
::~
.
:.~ 5a .:
;

:B
. . .
,, , " .

, ., ~3~ 5~0~
means, said secondary microcontroller means performing normal smart card functions in synchronization with said first microcontroller means;

microcontroller error detection means connected to said first and secondary microcontroller means for detectinq a discrepancy bet~een said first and secondary microcontroller means; and private access port means connected to said secondary microcontroller for providing private access to the fault tolerant smart card.

It will be understood that the foregoing general description as well as the following detailed description are exemplary and explanatory of the invention but are not restrictive thereof.

RIEE DESCRIPTION OF THE DRAWING

The accompanying drawing, referred to herein and constituting a part hereof, illustrates in schematic block ; diagram form the preferred embodiment of a fault tolerant smart ; card in accordance with the present invention.

5b ~ 3 ~
DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

Referring now to the drawing, labelled as Figure 1, there is shown a schematic block diagram illustration of the fault tolerant smart card 10 in accordance with the invention.
As shown, smart card 10 includes a set of primary functional units including a standard ISO type interface 12, a microcontroller unit 14, addressable read-only memory (ROM) 16, random access memory (RAM) 18, electronically erasable programmable read-only memory (EEPROM) 20, primary and secondary clock generators 22, 26, respectively, and a primary power source 24. The preferred General Electric smart card referred to in the aforementioned patent applications derives power through the ISO interface, as shown, but an external primary power supply is not critical to the present invention.
The foregoing elements, interconnected as shown, comprise the ; primary functional units for carrying out normal operation of the smart card.

5c .

, ~

131540~

1 I In addition, secondary functional units are provided 2 ¦ for fault tolerant card support. I'he secondary units include a 3 ~ second clock generator 26 connected to an alternate battery 4 I power source 28 and to both microcontrollers 14, 30. The secondary microcontroller is connected to secondary memory 32, 6 a microcontroller fault detector 36, and a funds remaining 7 shadow regis-ter 38. Preferably, check bits 34 are provided in 8 association with secondary memory 32 to monitor single bit 9 failures within the secondary memory. As shown, the secondary microcontroller is connected in an addressable manner to ROM 32 ~ ll and to funds remaining register 38. Secondary microcontroller 1 12 30 is also connected to a private access port 44 and has 13 read-only access to main memory 20. Secondary microcontroller 14 30 is supported by primary power source 24 and alternate battery source 28. An access account register 40 and an 16 exception condition register 42 addressed by the microcontroller fault detector are also provided. Each of 18 funds remaining register 38, access account register 40, and 19 exception condition register 42 are also connected to private access port 44 and are supported by battery source 28.
21 Secondary memory 32 is also supported by battery source 28 and 22 is connected to exception condition register 42. Access 23 account register 40 is addressed by primary microcontroller 14 24 and is written into after each card use to maintain a history trace of the identity of the user, the memory address accessed, 26 and the information stored at that address.
27 So constructed, the present smart card circuit 28 provides detection and circumvention of single bit and single 29 path smart card faults. During normal operation both rnicrocont~ollers 1~, 30 work in a synchronous mode of 131~408 l operation to execute in parallel identical instructions from 2 1I the same memory store. After each transaction secondary 3 ~ microcontroller 30 updates funds remaining register 38 to 4 ¦¦ provide a running summary of the funds that remain stored in ~ the card.
6 ~ Should a discrepancy occur hetween the main and 7 secondary microcontrollers the microcontroller fault detector, ~ here shown as exclusive "OR" gate 36, would trigger a high 9 output signal, thereby writing into exception condition register 42. If the exception register 42 is written into, ll program information in secondary memory 32 will direct 12 secondary microcontroller 30 to release main memory 16, 18, 20 13 and run known test patterns stored in secondary memory 3~.
14 ¦ During this time main microcontroller 14 remains in a fro~en state. Should a fault occur during the test, secondary 16 processor 30 is assumed to be faulty and main processor 14 is 17 permitted to continue processing. However, if no ~aults are 18 found during the known test pattern, the main processor 14 is 19 assumed to be faulty and the user is notified of a fault condition. Thereaft'er, information access is limited to 21 proprietary interface 44, which is preferably available only to 22 service personnel. Notwithstanding a main processor fault, 23 service personnel may access each of the funds remaining 24 register 38, access account register 40, and exception register 42 through private access port 44. Main memory 16, 18, 20 26 might also be accessed through port 44 if secondary 27 microcontroller 30 remains viable. In this regard, secondary 28 memory 32 is preferably provided with associated check bits, 29 sometimes referrecl to as "Hemming Bits", to circ-lmvent any bit failures within secondary memory 32.

i, I
1 Thus, the fault tolerant smart card according to the 2 ~ invention substantially ellminates the risk that funds and/or 3 accounting information stored in the card will be lost due to 4 card failure. Indeed, should a card failure occur, service personnel may simply access the remaining funds amount and 6 other information held in main memory and transfer this 7 information to a new smart card or other recording medium. In 8 this manner the customer is assured that monetary funds and 9 inEormation will not be compromised due to a smart card malfunction. As will be readily appreciated, this capability 11 will avoid the deleterious effects to customer relations that 12 might otherwise result from such card failures.
13 Thus, the fault tolerant smart card according to the 14 present invention advantageously detects smart card failures lS and, notwithstanding such a failure, permits private access to 16 important information stored in the faulty card.
l7 To the extent not already indicated, it will be 18 understood that the invention in its broader aspects is not 19 limited to the specific embodiments herein shown and described ?O but departures may be made therefrom within the scope of the 21 accompanying claims, without departing from the principles of 22 the invention and without sacrificing its chief advantages.

Claims (22)

1. A fault tolerant smart card comprising:
a standard input-output interface;
clock means for providing a time reference during smart card operations;
main memory means for storing program and data information;
first microcontroller means connected to said interface, said clock means and said main memory means for performing normal smart card functions;
secondary microcontroller means connected to said first microcontroller means, said clock means, said main memory means and to secondary memory means for performing normal smart card functions in synchronization with said first microcontroller means;

microcontroller error detection means connected to said first microcontroller means and said secondary microcontroller means for detecting a failure of either of said first or secondary microcontrollers; and primary power supply means connected to said first microcontroller means.
2. The fault tolerant smart card according to claim 1 wherein said secondary microcontroller means has read-only access to said main memory means.
3. The fault tolerant smart card according to claim 1 wherein said clock means further comprise a primary clock and a secondary clock, said secondary clock being connected to a secondary battery power means.
4. The fault tolerant smart card according to claim 1 further comprising an access account register connected to and addressed by said first microcontroller means for providing a history trace of user identity and memory locations addressed by prior users.
5. The fault tolerant smart card according to claim 1 wherein said secondary memory further comprises read-only memory including programming for running one or more known test patterns on said second microcontroller.
6. The fault tolerant smart card according to claim 5 wherein said secondary memory programming is activated by said microcontroller error detection means upon detection of a failure in either of said first or second microcontroller means.
7. The fault tolerant smart card according to claim 6 wherein, upon indication of a microcontroller failure by said microcontroller error detection means, said first microcontroller is maintained in a frozen state while said secondary microcontroller runs said known test patterns.
8. The fault tolerant smart card according to claim 7 wherein, should an error occur in said known test patterns, said secondary microcontroller is assumed to be faulty and said first microcontroller is permitted to continue processing.
9. The fault tolerant smart card according to claim 7 wherein, should no error occur in said known test patterns, said first microcontroller is assumed to be faulty and card failure is indicated to the user.
10. The fault tolerant smart card according to claim 9 further comprising private access port means connected to said second microcontroller means for permitting service access to the fault tolerant smart card.
11. The fault tolerant smart card according to claim 10 further comprising a funds remaining register connected to said second microcontroller and further connected to and accessible through said private access port means for indicating a remaining amount of funds stored in the fault tolerant smart card.
12. The fault tolerant smart card according to claim 10 further comprising access account means connected to said first microcontroller means and connected to and accessible through said private access port means for providing a history trace of user identity memory locations addressed by prior users.
13. The fault tolerant smart card according to claim 11 wherein said secondary microcontroller, said secondary memory, and said funds remaining register are connected to a secondary battery power source.
14. The fault tolerant smart card according to claim 12 wherein said secondary microcontroller, said secondary memory and said access account means are connected to a secondary battery power source.
15. The fault tolerant smart card according to claim 10 further comprising checking bit means associated with said secondary memory for detecting and circumventing single bit or single path failures within said secondary memory.
16. The fault tolerant smart card according to claim 1 wherein said microcontroller error detection means further comprise an exclusive "OR" gate furnished with the output signal of each of said first and second microcontrollers, said exclusive "OR" gate being triggered to produce an error signal should a discrepancy occur between said microcontroller output signals.
17. A fault tolerant smart card comprising:

a standard input-output interface;

clock means for providing a time reference during smart card operations;

main memory means for storing program and data information;

first microcontroller means connected to said interface, said clock means and said main memory means for performing normal smart card functions;

secondary microcontroller means connected to said first microcontroller means, said clock means, said main memory means and to secondary memory means, said secondary microcontroller means performing normal smart card functions in synchronization with said first microcontroller means;

microcontroller error detection means connected to said first and secondary microcontroller means for detecting a discrepancy between said first and secondary microcontroller means; and private access port means connected to said secondary microcontroller for providing private access to the fault tolerant smart card.
18. The fault tolerant smart card according to claim 17 wherein, upon detection of an error by said microcontroller error detection means, said first microcontroller is maintained in a frozen state and said secondary microcontroller is released from said main memory means to run known test patterns under the direction of said secondary memory means.
19. The fault tolerant smart card according to claim 18 wherein, should an error occur during said known test patterns, said secondary microcontroller will be assumed faulty and said first microcontroller will be permitted to continue processing.
20. The fault tolerant smart card according to claim 18 wherein, should no error occur during said known test patterns, said first microcontroller is assumed faulty and a faulty card signal is transmitted to the user.
21. The fault tolerant smart card according to claim 20 wherein said private access port permits access to information contained in said main memory means.
22. The fault tolerant smart card according to claim 21 further comprising a funds remaining register connected to said secondary microcontroller and said private access port means for storing information relating to available funds remaining within the fault tolerant smart card.
CA 590288 1988-02-08 1989-02-07 Fault tolerant smart card Expired - Fee Related CA1315408C (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
US07153391 US4908502A (en) 1988-02-08 1988-02-08 Fault tolerant smart card
US153,391 1993-11-16

Publications (1)

Publication Number Publication Date
CA1315408C true CA1315408C (en) 1993-03-30

Family

ID=22547024

Family Applications (1)

Application Number Title Priority Date Filing Date
CA 590288 Expired - Fee Related CA1315408C (en) 1988-02-08 1989-02-07 Fault tolerant smart card

Country Status (7)

Country Link
US (1) US4908502A (en)
JP (1) JP2922211B2 (en)
CA (1) CA1315408C (en)
DE (2) DE68914696T2 (en)
EP (1) EP0328062B1 (en)
FR (1) FR2626991B1 (en)
GB (1) GB2215888B (en)

Families Citing this family (30)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3028815B2 (en) * 1988-08-19 2000-04-04 東芝ソシオエンジニアリング株式会社 Portable electronic device and transmission method of a portable electronic device
JPH03171384A (en) * 1989-11-30 1991-07-24 Sony Corp Information reader
USRE42773E1 (en) 1992-06-17 2011-10-04 Round Rock Research, Llc Method of manufacturing an enclosed transceiver
US5776278A (en) * 1992-06-17 1998-07-07 Micron Communications, Inc. Method of manufacturing an enclosed transceiver
US7158031B2 (en) * 1992-08-12 2007-01-02 Micron Technology, Inc. Thin, flexible, RFID label and system for use
EP0617818B1 (en) * 1992-10-22 1997-01-02 SKIDATA COMPUTER GESELLSCHAFT m.b.H. Data carrier
US5884292A (en) * 1993-05-06 1999-03-16 Pitney Bowes Inc. System for smart card funds refill
US5557516A (en) * 1994-02-04 1996-09-17 Mastercard International System and method for conducting cashless transactions
US5489014A (en) * 1994-08-03 1996-02-06 Journomat Ag Apparatus for checking coins and reading cards in an article vending machine
US6012634A (en) * 1995-03-06 2000-01-11 Motorola, Inc. Dual card and method therefor
US6157919A (en) 1995-12-19 2000-12-05 Pitney Bowes Inc. PC-based open metering system and method
US6151590A (en) * 1995-12-19 2000-11-21 Pitney Bowes Inc. Network open metering system
US5704046A (en) * 1996-05-30 1997-12-30 Mastercard International Inc. System and method for conducting cashless transactions
US5898785A (en) * 1996-09-30 1999-04-27 Pitney Bowes Inc. Modular mailing system
US6273339B1 (en) 1999-08-30 2001-08-14 Micron Technology, Inc. Tamper resistant smart card and method of protecting data in a smart card
US5988510A (en) * 1997-02-13 1999-11-23 Micron Communications, Inc. Tamper resistant smart card and method of protecting data in a smart card
FR2761802B1 (en) 1997-04-08 1999-06-18 Sgs Thomson Microelectronics Set of two memories on a single circuit integrated monolithically
US5963928A (en) * 1997-07-17 1999-10-05 Pitney Bowes Inc. Secure metering vault having LED output for recovery of postal funds
US6339385B1 (en) 1997-08-20 2002-01-15 Micron Technology, Inc. Electronic communication devices, methods of forming electrical communication devices, and communication methods
US6109530A (en) * 1998-07-08 2000-08-29 Motorola, Inc. Integrated circuit carrier package with battery coin cell
DE19928733A1 (en) * 1999-06-23 2001-01-04 Giesecke & Devrient Gmbh Semiconductor memory chip module
US6284406B1 (en) 2000-06-09 2001-09-04 Ntk Powerdex, Inc. IC card with thin battery
DE20020635U1 (en) 2000-11-28 2001-03-15 Francotyp Postalia Gmbh An arrangement for power supply for a security area of ​​a device
US7540008B2 (en) * 2003-04-15 2009-05-26 Nds Limited Secure clock
CN1315054C (en) * 2003-12-24 2007-05-09 上海华虹集成电路有限责任公司 A smart card simulating card
FR2869430A1 (en) * 2004-04-27 2005-10-28 St Microelectronics Sa Control the execution of an algorithm by a circuit integrated
US8055936B2 (en) * 2008-12-31 2011-11-08 Pitney Bowes Inc. System and method for data recovery in a disabled integrated circuit
US8060453B2 (en) * 2008-12-31 2011-11-15 Pitney Bowes Inc. System and method for funds recovery from an integrated postal security device
KR101778306B1 (en) 2011-03-11 2017-09-13 한양대학교 에리카산학협력단 Method and apparatus for memory fault simulation using both space and timing domain
EP2746952B1 (en) * 2012-12-18 2017-02-08 Neopost Technologies Secured management of traces in a mail processing device

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4633039A (en) * 1980-12-29 1986-12-30 Gte Communication Systems Corp. Master-slave microprocessor control circuit
US4353064A (en) * 1981-01-14 1982-10-05 Honeywell Inc. Battery operated access control card
US4598356A (en) * 1983-12-30 1986-07-01 International Business Machines Corporation Data processing system including a main processor and a co-processor and co-processor error handling logic
JPH0476035B2 (en) * 1984-08-27 1992-12-02 Sawafuji Electric Co Ltd
US4614861A (en) * 1984-11-15 1986-09-30 Intellicard International, Inc. Unitary, self-contained card verification and validation system and method
JPS6246483A (en) * 1985-08-22 1987-02-28 Casio Comput Co Ltd Data writing system for ic card
US4845351A (en) * 1985-09-30 1989-07-04 Casio Computer Co., Ltd. IC card
US4760534A (en) * 1985-12-26 1988-07-26 Pitney Bowes Inc. Mailing system with postage value transfer and accounting capability
JPS62242287A (en) * 1986-04-15 1987-10-22 Nec Corp Ic card
US4829166A (en) * 1986-12-01 1989-05-09 Froelich Ronald W Computerized data-bearing card and reader/writer therefor
US4859837A (en) * 1987-03-23 1989-08-22 Halpern John Wolfgang Portable data carrier incorporating manually presettable processing modes

Also Published As

Publication number Publication date Type
FR2626991B1 (en) 1992-08-28 grant
FR2626991A1 (en) 1989-08-11 application
DE68914696T2 (en) 1994-09-01 grant
GB2215888B (en) 1992-08-26 grant
US4908502A (en) 1990-03-13 grant
JP2922211B2 (en) 1999-07-19 grant
GB2215888A (en) 1989-09-27 application
EP0328062B1 (en) 1994-04-20 grant
EP0328062A3 (en) 1991-09-18 application
EP0328062A2 (en) 1989-08-16 application
DE68914696D1 (en) 1994-05-26 grant
GB8902765D0 (en) 1989-03-30 grant
JPH027184A (en) 1990-01-11 application

Similar Documents

Publication Publication Date Title
US5202834A (en) Mail item processing system
US4814982A (en) Reconfigurable, multiprocessor system with protected, multiple, memories
US6266740B1 (en) Device sequencing and placement protection using a digital signature
US6336174B1 (en) Hardware assisted memory backup system and method
US4123747A (en) Identity verification method and apparatus
US5339408A (en) Method and apparatus for reducing checking costs in fault tolerant processors
US4084262A (en) Digital monitor having memory readout by the monitored system
US5237609A (en) Portable secure semiconductor memory device
US4211919A (en) Portable data carrier including a microprocessor
US6012148A (en) Programmable error detect/mask utilizing bus history stack
US4654847A (en) Apparatus for automatically correcting erroneous data and for storing the corrected data in a common pool alternate memory array
US5638442A (en) Method for remotely inspecting a postage meter
US4604751A (en) Error logging memory system for avoiding miscorrection of triple errors
US5993055A (en) Faulty module location in a fault tolerant computer system
US5001752A (en) Public/key date-time notary facility
US4903194A (en) Storage addressing error detection circuitry
US6045050A (en) Prepaid or stored-value card with means for preventing useful fraudulent alteration
US5566303A (en) Microcomputer with multiple CPU'S on a single chip with provision for testing and emulation of sub CPU's
US20070061612A1 (en) Deallocation of memory in a logically-partitioned computer
US6535997B1 (en) Data integrity in smartcard transactions
US4802117A (en) Method of preserving data storage in a postal meter
Wakerly Microcomputer reliability improvement using triple-modular redundancy
US6402026B1 (en) Smart card and method for bidirectional data transfer between a terminal and a smart card
US5464087A (en) Transaction systems
US4183085A (en) Protection of data processing system against unauthorized programs

Legal Events

Date Code Title Description
MKLA Lapsed