CA1141040A - Data processing apparatus - Google Patents

Data processing apparatus

Info

Publication number
CA1141040A
CA1141040A CA000339865A CA339865A CA1141040A CA 1141040 A CA1141040 A CA 1141040A CA 000339865 A CA000339865 A CA 000339865A CA 339865 A CA339865 A CA 339865A CA 1141040 A CA1141040 A CA 1141040A
Authority
CA
Canada
Prior art keywords
address
cache
during
signals
control
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
CA000339865A
Other languages
English (en)
French (fr)
Inventor
Robert W. Norman, Jr.
Marion G. Porter
William A. Shelly
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Bull HN Information Systems Inc
Original Assignee
Honeywell Information Systems Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US05/968,521 external-priority patent/US4208716A/en
Priority claimed from US05/968,312 external-priority patent/US4245304A/en
Application filed by Honeywell Information Systems Inc filed Critical Honeywell Information Systems Inc
Priority to CA000404911A priority Critical patent/CA1149075A/en
Application granted granted Critical
Publication of CA1141040A publication Critical patent/CA1141040A/en
Expired legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0844—Multiple simultaneous or quasi-simultaneous cache accessing
    • G06F12/0855—Overlapped cache accessing, e.g. pipeline
    • G06F12/0859—Overlapped cache accessing, e.g. pipeline with reload from main memory
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0844—Multiple simultaneous or quasi-simultaneous cache accessing
    • G06F12/0846—Cache with multiple tag or data arrays being simultaneously accessible
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0844—Multiple simultaneous or quasi-simultaneous cache accessing
    • G06F12/0855—Overlapped cache accessing, e.g. pipeline

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Memory System (AREA)
CA000339865A 1978-12-11 1979-11-14 Data processing apparatus Expired CA1141040A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CA000404911A CA1149075A (en) 1978-12-11 1982-06-10 Data processing apparatus

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US05/968,521 US4208716A (en) 1978-12-11 1978-12-11 Cache arrangement for performing simultaneous read/write operations
US968,312 1978-12-11
US968,521 1978-12-11
US05/968,312 US4245304A (en) 1978-12-11 1978-12-11 Cache arrangement utilizing a split cycle mode of operation

Publications (1)

Publication Number Publication Date
CA1141040A true CA1141040A (en) 1983-02-08

Family

ID=27130509

Family Applications (1)

Application Number Title Priority Date Filing Date
CA000339865A Expired CA1141040A (en) 1978-12-11 1979-11-14 Data processing apparatus

Country Status (4)

Country Link
CA (1) CA1141040A (US20030199744A1-20031023-C00003.png)
DE (1) DE2949571A1 (US20030199744A1-20031023-C00003.png)
FR (1) FR2448189B1 (US20030199744A1-20031023-C00003.png)
GB (2) GB2037039B (US20030199744A1-20031023-C00003.png)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2474201B1 (fr) * 1980-01-22 1986-05-16 Bull Sa Procede et dispositif pour gerer les conflits poses par des acces multiples a un meme cache d'un systeme de traitement numerique de l'information comprenant au moins deux processus possedant chacun un cache
SE445270B (sv) * 1981-01-07 1986-06-09 Wang Laboratories Dator med ett fickminne, vars arbetscykel er uppdelad i tva delcykler
DE3537115A1 (de) * 1985-10-18 1987-05-27 Standard Elektrik Lorenz Ag Verfahren zum betreiben einer einrichtung mit zwei voneinander unabhaengigen befehlseingabestellen und nach diesem verfahren arbeitende einrichtung
JPH07122868B2 (ja) * 1988-11-29 1995-12-25 日本電気株式会社 情報処理装置
US5058116A (en) * 1989-09-19 1991-10-15 International Business Machines Corporation Pipelined error checking and correction for cache memories

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3588829A (en) 1968-11-14 1971-06-28 Ibm Integrated memory system with block transfer to a buffer store
US3670309A (en) * 1969-12-23 1972-06-13 Ibm Storage control system
FR129151A (US20030199744A1-20031023-C00003.png) * 1974-02-09
US3967247A (en) * 1974-11-11 1976-06-29 Sperry Rand Corporation Storage interface unit
US4056845A (en) * 1975-04-25 1977-11-01 Data General Corporation Memory access technique
US4055851A (en) * 1976-02-13 1977-10-25 Digital Equipment Corporation Memory module with means for generating a control signal that inhibits a subsequent overlapped memory cycle during a reading operation portion of a reading memory cycle
US4070706A (en) 1976-09-20 1978-01-24 Sperry Rand Corporation Parallel requestor priority determination and requestor address matching in a cache memory system

Also Published As

Publication number Publication date
GB2037039B (en) 1983-08-17
FR2448189A1 (fr) 1980-08-29
DE2949571A1 (de) 1980-06-19
GB2037039A (en) 1980-07-02
GB2114783A (en) 1983-08-24
FR2448189B1 (fr) 1988-10-21
GB2114783B (en) 1984-01-11
DE2949571C2 (US20030199744A1-20031023-C00003.png) 1988-06-30

Similar Documents

Publication Publication Date Title
CA1134515A (en) Cache unit information replacement apparatus
CA1123517A (en) Cache unit bypass apparatus
CA1135421A (en) Cache apparatus for enabling overlap of instruction fetch operations
US3898624A (en) Data processing system with variable prefetch and replacement algorithms
CA1105147A (en) Input/output cache system including bypass capability
CA1122718A (en) Buffer store including control apparatus which facilitates the concurrent processing of a plurality of commands
CA1139451A (en) Virtual cache
US4225922A (en) Command queue apparatus included within a cache unit for facilitating command sequencing
KR100385871B1 (ko) 인터럽트 제어기
US4208716A (en) Cache arrangement for performing simultaneous read/write operations
EP0083400B1 (en) A multiprocessor system with at least three-level memory hierarchies
EP0058844B1 (en) Address generator for multiple virtual address spaces
US3573855A (en) Computer memory protection
US5590301A (en) Address transformation in a cluster computer system
CA1122716A (en) Microprogrammed computer control unit capable of efficiently executing a large repertoire of instructions for a high performance data processing unit
US4245304A (en) Cache arrangement utilizing a split cycle mode of operation
US4217640A (en) Cache unit with transit block buffer apparatus
CA1264493A1 (en) Digital computer with parallel processors
JP2000057054A (ja) 高速アドレス変換システム
EP0304469A1 (en) Computer system providing address modification and accommodating dma and interrupts
US4312036A (en) Instruction buffer apparatus of a cache unit
CA1214884A (en) Computer hierarchy control
CA1121064A (en) Hardware controlled transfers to microprogram control apparatus and return via microinstruction restart codes
CA1141040A (en) Data processing apparatus
CA1243411A (en) Control means in a digital computer

Legal Events

Date Code Title Description
MKEX Expiry