BRPI1105243A2 - "método e aparelho de uso de memória de cache em um sistema que sustenta estado de baixa potência" - Google Patents

"método e aparelho de uso de memória de cache em um sistema que sustenta estado de baixa potência"

Info

Publication number
BRPI1105243A2
BRPI1105243A2 BRPI1105243A BRPI1105243A2 BR PI1105243 A2 BRPI1105243 A2 BR PI1105243A2 BR PI1105243 A BRPI1105243 A BR PI1105243A BR PI1105243 A2 BRPI1105243 A2 BR PI1105243A2
Authority
BR
Brazil
Prior art keywords
low power
cache memory
power state
supports low
supports
Prior art date
Application number
Other languages
English (en)
Inventor
R Alameldeen Alaa
B Wilkerson Christopher
Somasekhar Dinesh
Lu Shih-Lien
Wu Wei
A Chishti Zeshan
Original Assignee
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corp filed Critical Intel Corp
Publication of BRPI1105243A2 publication Critical patent/BRPI1105243A2/pt
Publication of BRPI1105243A8 publication Critical patent/BRPI1105243A8/pt

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
    • G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
    • G06F11/1008—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices
    • G06F11/1064—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices in cache or content addressable memories
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
    • G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
BRPI1105243A 2010-05-21 2011-05-20 "método e aparelho de uso de memória de cache em um sistema que sustenta estado de baixa potência" BRPI1105243A8 (pt)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US12/785,182 US8640005B2 (en) 2010-05-21 2010-05-21 Method and apparatus for using cache memory in a system that supports a low power state
PCT/US2011/037319 WO2011146823A2 (en) 2010-05-21 2011-05-20 Method and apparatus for using cache memory in a system that supports a low power state

Publications (2)

Publication Number Publication Date
BRPI1105243A2 true BRPI1105243A2 (pt) 2017-06-20
BRPI1105243A8 BRPI1105243A8 (pt) 2018-04-24

Family

ID=44973483

Family Applications (1)

Application Number Title Priority Date Filing Date
BRPI1105243A BRPI1105243A8 (pt) 2010-05-21 2011-05-20 "método e aparelho de uso de memória de cache em um sistema que sustenta estado de baixa potência"

Country Status (9)

Country Link
US (1) US8640005B2 (pt)
JP (1) JP5604513B2 (pt)
KR (1) KR101495049B1 (pt)
CN (1) CN102253865B (pt)
BR (1) BRPI1105243A8 (pt)
DE (1) DE112011100579B4 (pt)
GB (1) GB2506833B (pt)
TW (1) TWI502599B (pt)
WO (1) WO2011146823A2 (pt)

Families Citing this family (57)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8484539B1 (en) * 2009-06-09 2013-07-09 Sk Hynix Memory Solutions Inc. Controlling power consumption in iterative ECC processing systems
US8533572B2 (en) 2010-09-24 2013-09-10 Intel Corporation Error correcting code logic for processor caches that uses a common set of check bits
US8924817B2 (en) * 2010-09-29 2014-12-30 Advanced Micro Devices, Inc. Method and apparatus for calculating error correction codes for selective data updates
US8788904B2 (en) * 2011-10-31 2014-07-22 Hewlett-Packard Development Company, L.P. Methods and apparatus to perform error detection and correction
US9304570B2 (en) 2011-12-15 2016-04-05 Intel Corporation Method, apparatus, and system for energy efficiency and energy conservation including power and performance workload-based balancing between multiple processing elements
US9195551B2 (en) 2012-03-29 2015-11-24 Intel Corporation Enhanced storage of metadata utilizing improved error detection and correction in computer memory
US9444496B2 (en) * 2012-04-04 2016-09-13 University Of Southern California Correctable parity protected memory
US9323608B2 (en) * 2012-06-07 2016-04-26 Micron Technology, Inc. Integrity of a data bus
KR101979734B1 (ko) 2012-08-07 2019-05-17 삼성전자 주식회사 메모리 장치의 독출 전압 제어 방법 및 이를 이용한 데이터 독출 방법
US9703364B2 (en) * 2012-09-29 2017-07-11 Intel Corporation Rotational graphics sub-slice and execution unit power down to improve power performance efficiency
KR102081980B1 (ko) * 2012-10-08 2020-02-27 삼성전자 주식회사 메모리 시스템에서의 라이트 동작 또는 리드 동작 수행 방법
US9092353B1 (en) 2013-01-29 2015-07-28 Pmc-Sierra Us, Inc. Apparatus and method based on LDPC codes for adjusting a correctable raw bit error rate limit in a memory system
US9128858B1 (en) * 2013-01-29 2015-09-08 Pmc-Sierra Us, Inc. Apparatus and method for adjusting a correctable raw bit error rate limit in a memory system using strong log-likelihood (LLR) values
KR102024033B1 (ko) 2013-03-04 2019-09-24 삼성전자주식회사 이동 통신 시스템에서 메모리 제어 방법 및 장치
US10230396B1 (en) 2013-03-05 2019-03-12 Microsemi Solutions (Us), Inc. Method and apparatus for layer-specific LDPC decoding
US9813080B1 (en) 2013-03-05 2017-11-07 Microsemi Solutions (U.S.), Inc. Layer specific LDPC decoder
US9397701B1 (en) 2013-03-11 2016-07-19 Microsemi Storage Solutions (Us), Inc. System and method for lifetime specific LDPC decoding
US9450610B1 (en) 2013-03-15 2016-09-20 Microsemi Storage Solutions (Us), Inc. High quality log likelihood ratios determined using two-index look-up table
US9590656B2 (en) 2013-03-15 2017-03-07 Microsemi Storage Solutions (Us), Inc. System and method for higher quality log likelihood ratios in LDPC decoding
US9454414B2 (en) 2013-03-15 2016-09-27 Microsemi Storage Solutions (Us), Inc. System and method for accumulating soft information in LDPC decoding
JP2014211800A (ja) * 2013-04-19 2014-11-13 株式会社東芝 データ記憶装置、ストレージコントローラおよびデータ記憶制御方法
TWI502601B (zh) * 2013-04-24 2015-10-01 Ind Tech Res Inst 混合式錯誤修復方法及其記憶體裝置
WO2015016880A1 (en) 2013-07-31 2015-02-05 Hewlett-Packard Development Company, L.P. Global error correction
WO2015016879A1 (en) * 2013-07-31 2015-02-05 Hewlett-Packard Development Company, L.P. Operating a memory unit
CN104424040B (zh) * 2013-08-23 2017-10-31 慧荣科技股份有限公司 存取快闪存储器中储存单元的方法以及使用该方法的装置
JP6275427B2 (ja) * 2013-09-06 2018-02-07 株式会社東芝 メモリ制御回路およびキャッシュメモリ
US9286224B2 (en) 2013-11-26 2016-03-15 Intel Corporation Constraining prefetch requests to a processor socket
CN103811047B (zh) * 2014-02-17 2017-01-18 上海新储集成电路有限公司 一种基于分块dram的低功耗刷新方法
JP6140093B2 (ja) 2014-03-18 2017-05-31 株式会社東芝 キャッシュメモリ、誤り訂正回路およびプロセッサシステム
US9417804B2 (en) 2014-07-07 2016-08-16 Microsemi Storage Solutions (Us), Inc. System and method for memory block pool wear leveling
KR102193682B1 (ko) 2014-08-01 2020-12-21 삼성전자주식회사 선택적 ecc 기능을 갖는 반도체 메모리 장치
US9442801B2 (en) 2014-09-26 2016-09-13 Hewlett Packard Enterprise Development Lp Platform error correction
US9703632B2 (en) * 2014-11-07 2017-07-11 Nxp B. V. Sleep mode operation for volatile memory circuits
US9489255B2 (en) 2015-02-12 2016-11-08 International Business Machines Corporation Dynamic array masking
US10332613B1 (en) 2015-05-18 2019-06-25 Microsemi Solutions (Us), Inc. Nonvolatile memory system with retention monitor
US9740558B2 (en) 2015-05-31 2017-08-22 Intel Corporation On-die ECC with error counter and internal address generation
US9799405B1 (en) 2015-07-29 2017-10-24 Ip Gem Group, Llc Nonvolatile memory system with read circuit for performing reads using threshold voltage shift read instruction
US9842021B2 (en) * 2015-08-28 2017-12-12 Intel Corporation Memory device check bit read mode
US9886214B2 (en) 2015-12-11 2018-02-06 Ip Gem Group, Llc Nonvolatile memory system with erase suspend circuit and method for erase suspend management
US10268539B2 (en) * 2015-12-28 2019-04-23 Intel Corporation Apparatus and method for multi-bit error detection and correction
US9892794B2 (en) 2016-01-04 2018-02-13 Ip Gem Group, Llc Method and apparatus with program suspend using test mode
US11169707B2 (en) * 2016-01-22 2021-11-09 Netapp, Inc. Garbage collection pacing in a storage system
US9899092B2 (en) 2016-01-27 2018-02-20 Ip Gem Group, Llc Nonvolatile memory system with program step manager and method for program step management
US10283215B2 (en) 2016-07-28 2019-05-07 Ip Gem Group, Llc Nonvolatile memory system with background reference positioning and local reference positioning
US10291263B2 (en) 2016-07-28 2019-05-14 Ip Gem Group, Llc Auto-learning log likelihood ratio
US10236915B2 (en) 2016-07-29 2019-03-19 Microsemi Solutions (U.S.), Inc. Variable T BCH encoding
US10379944B2 (en) * 2017-04-17 2019-08-13 Advanced Micro Devices, Inc. Bit error protection in cache memories
US10642683B2 (en) 2017-10-11 2020-05-05 Hewlett Packard Enterprise Development Lp Inner and outer code generator for volatile memory
KR102606009B1 (ko) * 2018-08-16 2023-11-27 에스케이하이닉스 주식회사 캐시 버퍼 및 이를 포함하는 반도체 메모리 장치
KR20200042360A (ko) * 2018-10-15 2020-04-23 에스케이하이닉스 주식회사 에러 정정 회로, 이를 포함하는 메모리 컨트롤러 및 메모리 시스템
US10884940B2 (en) * 2018-12-21 2021-01-05 Advanced Micro Devices, Inc. Method and apparatus for using compression to improve performance of low voltage caches
KR20200140074A (ko) 2019-06-05 2020-12-15 에스케이하이닉스 주식회사 휘발성 메모리 장치 및 이의 동작 방법
US11036636B2 (en) 2019-06-28 2021-06-15 Intel Corporation Providing improved efficiency for metadata usages
KR20210015087A (ko) 2019-07-31 2021-02-10 에스케이하이닉스 주식회사 오류 정정 회로, 이를 포함하는 메모리 컨트롤러 및 메모리 시스템
US11049585B1 (en) * 2020-03-27 2021-06-29 Macronix International Co., Ltd. On chip block repair scheme
KR20210122455A (ko) 2020-04-01 2021-10-12 삼성전자주식회사 반도체 메모리 장치
CN112181712B (zh) * 2020-09-28 2022-02-22 中国人民解放军国防科技大学 一种提高处理器核可靠性的方法及装置

Family Cites Families (30)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4139148A (en) * 1977-08-25 1979-02-13 Sperry Rand Corporation Double bit error correction using single bit error correction, double bit error detection logic and syndrome bit memory
US4236247A (en) * 1979-01-15 1980-11-25 Organisation Europeene De Recherches Spatiales Apparatus for correcting multiple errors in data words read from a memory
JP2696212B2 (ja) 1987-05-06 1998-01-14 セイコーエプソン株式会社 誤り訂正装置
JPH0275039A (ja) 1988-09-12 1990-03-14 Mitsubishi Electric Corp メモリ回路
US5604213A (en) * 1992-03-31 1997-02-18 British Technology Group Limited 17-substituted steroids useful in cancer treatment
US5604753A (en) * 1994-01-04 1997-02-18 Intel Corporation Method and apparatus for performing error correction on data from an external memory
WO1996017295A1 (en) 1994-12-02 1996-06-06 Hyundai Electronics America, Inc. Limited run branch prediction
JPH0991206A (ja) * 1995-09-27 1997-04-04 Toshiba Corp メモリ制御装置およびメモリ検査方法
US5802582A (en) * 1996-09-10 1998-09-01 International Business Machines Corporation Explicit coherence using split-phase controls
US6044479A (en) * 1998-01-29 2000-03-28 International Business Machines Corporation Human sensorially significant sequential error event notification for an ECC system
US6480975B1 (en) * 1998-02-17 2002-11-12 International Business Machines Corporation ECC mechanism for set associative cache array
US6304992B1 (en) 1998-09-24 2001-10-16 Sun Microsystems, Inc. Technique for correcting single-bit errors in caches with sub-block parity bits
US6772383B1 (en) * 1999-05-27 2004-08-03 Intel Corporation Combined tag and data ECC for enhanced soft error recovery from cache tag errors
US6505318B1 (en) * 1999-10-01 2003-01-07 Intel Corporation Method and apparatus for partial error detection and correction of digital data
JP2003203010A (ja) 2002-01-07 2003-07-18 Nec Computertechno Ltd Ｌ２キャッシュメモリ
US6971041B2 (en) 2002-03-04 2005-11-29 International Business Machines Corporation Cache entry error-correcting code (ECC) based at least on cache entry data and memory address
US7296213B2 (en) * 2002-12-11 2007-11-13 Nvidia Corporation Error correction cache for flash memory
JP4299558B2 (ja) * 2003-03-17 2009-07-22 株式会社ルネサステクノロジ 情報記憶装置および情報処理システム
US7069494B2 (en) * 2003-04-17 2006-06-27 International Business Machines Corporation Application of special ECC matrix for solving stuck bit faults in an ECC protected mechanism
US7389465B2 (en) * 2004-01-30 2008-06-17 Micron Technology, Inc. Error detection and correction scheme for a memory device
JP4041076B2 (ja) * 2004-02-27 2008-01-30 株式会社東芝 データ記憶システム
US20060031708A1 (en) 2004-08-04 2006-02-09 Desai Kiran R Method and apparatus for correcting errors in a cache array
US7653862B2 (en) * 2005-06-15 2010-01-26 Hitachi Global Storage Technologies Netherlands B.V. Error detection and correction for encoded data
US7590920B2 (en) * 2005-08-05 2009-09-15 Hitachi Global Storage Technologies Netherlands, B.V. Reduced complexity error correction encoding techniques
US7590913B2 (en) * 2005-12-29 2009-09-15 Intel Corporation Method and apparatus of reporting memory bit correction
US7647536B2 (en) 2005-12-30 2010-01-12 Intel Corporation Repair bits for a low voltage cache
US7512847B2 (en) * 2006-02-10 2009-03-31 Sandisk Il Ltd. Method for estimating and reporting the life expectancy of flash-disk memory
US7890836B2 (en) * 2006-12-14 2011-02-15 Intel Corporation Method and apparatus of cache assisted error detection and correction in memory
US8010875B2 (en) * 2007-06-26 2011-08-30 International Business Machines Corporation Error correcting code with chip kill capability and power saving enhancement
JP4672743B2 (ja) * 2008-03-01 2011-04-20 株式会社東芝 誤り訂正装置および誤り訂正方法

Also Published As

Publication number Publication date
TWI502599B (zh) 2015-10-01
US8640005B2 (en) 2014-01-28
WO2011146823A2 (en) 2011-11-24
KR101495049B1 (ko) 2015-02-24
KR20130020808A (ko) 2013-02-28
GB2506833B (en) 2018-12-19
DE112011100579T5 (de) 2013-02-07
CN102253865B (zh) 2014-03-05
TW201209841A (en) 2012-03-01
BRPI1105243A8 (pt) 2018-04-24
DE112011100579B4 (de) 2021-09-02
WO2011146823A3 (en) 2012-04-05
JP2012531683A (ja) 2012-12-10
CN102253865A (zh) 2011-11-23
JP5604513B2 (ja) 2014-10-08
GB201122300D0 (en) 2012-02-01
GB2506833A (en) 2014-04-16
US20110289380A1 (en) 2011-11-24

Similar Documents

Publication Publication Date Title
BRPI1105243A2 (pt) "método e aparelho de uso de memória de cache em um sistema que sustenta estado de baixa potência"
BRPI0912787A2 (pt) método e sistema para dispositivo de navegação
BRPI1014788A2 (pt) "métodos e aparelho para geração e uso de sinais de referência em um sistema de comunicações"
BRPI0909002A2 (pt) aparelho para uso em um poço, sistema, e método para uso em um poço
BR112013008410A2 (pt) sistema para uso em reparação tecidual
BRPI0918403A2 (pt) método e sistema para avanco de um furo de poço com o uso de um laser de alta potência
BRPI0921228A2 (pt) sistema de distribuição de potência e método do mesmo.
BRPI1013629A2 (pt) sistema, método, e equipamento de computação em nuvem
EP2309939A4 (en) METHOD AND SYSTEM FOR POSITIONING AN ENERGY SOURCE
BRPI0913874A2 (pt) dispositivo de gerenciamento de grupos e sistema de gereciamento de grupos
BRPI0907201A2 (pt) Sistema e método de armazenamento de energia
BRPI0924004A2 (pt) método e sistema para controlar o uso de um dispositivo eletrônico
BR112013013920A2 (pt) sistema e método para medição de parâmetros ambientais distribuídos
BRPI0822212A2 (pt) Sistema e método para geração de ontologia automática
BRPI0823032A2 (pt) Método e sistema para gerenciar potência em um sistema de elevador
BRPI1013632A2 (pt) sistema, método e aparelho
BRPI0910709A2 (pt) método, sistema e aparelho de exaustão para captura e contenção melhoradas
BRPI1012909A2 (pt) método de controle de acesso, dispositivo e sistema
BRPI0924874A2 (pt) Método e dispositivo para tratamento de exceções no sistema incorporado
BRPI0916386A2 (pt) dispositivo de gerenciamento de grupos e sistema de gerenciamento de grupos
BR112014001135A2 (pt) método para formação de imagem de uma região subterrânea, e, sistema para o uso na formação de imagem de uma região subterrânea
BRPI0810825A2 (pt) Sistema e método de distribuição
BRPI0924310A2 (pt) sistema e método de gestao e arquivo de conteúdos escolares
BR112013009965A2 (pt) "sistema e método"
BRPI0818023A2 (pt) Método utilizável com um poço, sistema utilizável em um poço, e aparelho utilizável em um poço

Legal Events

Date Code Title Description
B06U Preliminary requirement: requests with searches performed by other patent offices: procedure suspended [chapter 6.21 patent gazette]
B09A Decision: intention to grant [chapter 9.1 patent gazette]
B11D Dismissal acc. art. 38, par 2 of ipl - failure to pay fee after grant in time