AU2004300982B2 - Semiconductor device including MOSFET having band-engineered superlattice - Google Patents
Semiconductor device including MOSFET having band-engineered superlattice Download PDFInfo
- Publication number
- AU2004300982B2 AU2004300982B2 AU2004300982A AU2004300982A AU2004300982B2 AU 2004300982 B2 AU2004300982 B2 AU 2004300982B2 AU 2004300982 A AU2004300982 A AU 2004300982A AU 2004300982 A AU2004300982 A AU 2004300982A AU 2004300982 B2 AU2004300982 B2 AU 2004300982B2
- Authority
- AU
- Australia
- Prior art keywords
- semiconductor device
- semiconductor
- superlattice
- layer
- group
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Ceased
Links
- 239000004065 semiconductor Substances 0.000 title claims description 102
- 239000010410 layer Substances 0.000 claims description 85
- 229910052710 silicon Inorganic materials 0.000 claims description 43
- 239000010703 silicon Substances 0.000 claims description 43
- 239000002800 charge carrier Substances 0.000 claims description 19
- 239000002356 single layer Substances 0.000 claims description 14
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 claims description 13
- 239000001301 oxygen Substances 0.000 claims description 13
- 229910052760 oxygen Inorganic materials 0.000 claims description 13
- 230000008021 deposition Effects 0.000 claims description 11
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 claims description 10
- 229910052757 nitrogen Inorganic materials 0.000 claims description 5
- 239000002019 doping agent Substances 0.000 claims description 4
- PXGOKWXKJXAPGV-UHFFFAOYSA-N Fluorine Chemical compound FF PXGOKWXKJXAPGV-UHFFFAOYSA-N 0.000 claims description 3
- 229910052731 fluorine Inorganic materials 0.000 claims description 3
- 239000011737 fluorine Substances 0.000 claims description 3
- CSJDCSCTVDEHRN-UHFFFAOYSA-N methane;molecular oxygen Chemical compound C.O=O CSJDCSCTVDEHRN-UHFFFAOYSA-N 0.000 claims description 3
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 42
- 239000000463 material Substances 0.000 description 26
- 230000037230 mobility Effects 0.000 description 19
- 238000000034 method Methods 0.000 description 18
- 230000008569 process Effects 0.000 description 12
- 238000000151 deposition Methods 0.000 description 11
- 230000004888 barrier function Effects 0.000 description 6
- 230000015572 biosynthetic process Effects 0.000 description 6
- 238000004519 manufacturing process Methods 0.000 description 6
- 238000002513 implantation Methods 0.000 description 5
- 230000008901 benefit Effects 0.000 description 4
- 239000000758 substrate Substances 0.000 description 4
- 238000003775 Density Functional Theory Methods 0.000 description 3
- 238000000137 annealing Methods 0.000 description 3
- 239000013078 crystal Substances 0.000 description 3
- 238000010586 diagram Methods 0.000 description 3
- 239000007943 implant Substances 0.000 description 3
- 229910052751 metal Inorganic materials 0.000 description 3
- 239000002184 metal Substances 0.000 description 3
- 238000012545 processing Methods 0.000 description 3
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 description 2
- 238000000231 atomic layer deposition Methods 0.000 description 2
- 238000004364 calculation method Methods 0.000 description 2
- 229910052799 carbon Inorganic materials 0.000 description 2
- 150000001875 compounds Chemical class 0.000 description 2
- 230000007547 defect Effects 0.000 description 2
- 238000005530 etching Methods 0.000 description 2
- 230000006872 improvement Effects 0.000 description 2
- 150000002500 ions Chemical class 0.000 description 2
- 238000002955 isolation Methods 0.000 description 2
- 238000004518 low pressure chemical vapour deposition Methods 0.000 description 2
- 230000000873 masking effect Effects 0.000 description 2
- 150000002739 metals Chemical class 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 239000002052 molecular layer Substances 0.000 description 2
- 230000003647 oxidation Effects 0.000 description 2
- 238000007254 oxidation reaction Methods 0.000 description 2
- 229920002120 photoresistant polymer Polymers 0.000 description 2
- 229910021332 silicide Inorganic materials 0.000 description 2
- 125000006850 spacer group Chemical group 0.000 description 2
- 239000000126 substance Substances 0.000 description 2
- 241001496863 Candelaria Species 0.000 description 1
- UFHFLCQGNIYNRP-UHFFFAOYSA-N Hydrogen Chemical compound [H][H] UFHFLCQGNIYNRP-UHFFFAOYSA-N 0.000 description 1
- 229910000676 Si alloy Inorganic materials 0.000 description 1
- 229910052581 Si3N4 Inorganic materials 0.000 description 1
- 229910004298 SiO 2 Inorganic materials 0.000 description 1
- 229910000577 Silicon-germanium Inorganic materials 0.000 description 1
- 229910008310 Si—Ge Inorganic materials 0.000 description 1
- 239000002099 adlayer Substances 0.000 description 1
- 229910045601 alloy Inorganic materials 0.000 description 1
- 239000000956 alloy Substances 0.000 description 1
- 229910052787 antimony Inorganic materials 0.000 description 1
- WATWJIUSRGPENY-UHFFFAOYSA-N antimony atom Chemical compound [Sb] WATWJIUSRGPENY-UHFFFAOYSA-N 0.000 description 1
- 229910052785 arsenic Inorganic materials 0.000 description 1
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 description 1
- 125000004429 atom Chemical group 0.000 description 1
- 230000009286 beneficial effect Effects 0.000 description 1
- 230000015556 catabolic process Effects 0.000 description 1
- 238000004140 cleaning Methods 0.000 description 1
- 238000012937 correction Methods 0.000 description 1
- 238000006731 degradation reaction Methods 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 238000009826 distribution Methods 0.000 description 1
- 230000005684 electric field Effects 0.000 description 1
- 108010063460 elongation factor T Proteins 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 230000002708 enhancing effect Effects 0.000 description 1
- BHEPBYXIRTUNPN-UHFFFAOYSA-N hydridophosphorus(.) (triplet) Chemical compound [PH] BHEPBYXIRTUNPN-UHFFFAOYSA-N 0.000 description 1
- 239000001257 hydrogen Substances 0.000 description 1
- 229910052739 hydrogen Inorganic materials 0.000 description 1
- 238000005468 ion implantation Methods 0.000 description 1
- 238000001459 lithography Methods 0.000 description 1
- 238000007734 materials engineering Methods 0.000 description 1
- 239000011159 matrix material Substances 0.000 description 1
- 238000001465 metallisation Methods 0.000 description 1
- 229910021421 monocrystalline silicon Inorganic materials 0.000 description 1
- 239000002086 nanomaterial Substances 0.000 description 1
- 150000004767 nitrides Chemical class 0.000 description 1
- 230000003287 optical effect Effects 0.000 description 1
- 230000005693 optoelectronics Effects 0.000 description 1
- 125000004430 oxygen atom Chemical group O* 0.000 description 1
- 238000000059 patterning Methods 0.000 description 1
- 230000035699 permeability Effects 0.000 description 1
- 238000000206 photolithography Methods 0.000 description 1
- 238000012552 review Methods 0.000 description 1
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 description 1
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 1
- 241000894007 species Species 0.000 description 1
- 238000009987 spinning Methods 0.000 description 1
- 230000007704 transition Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/1025—Channel region of field-effect devices
- H01L29/1029—Channel region of field-effect devices of field-effect transistors
- H01L29/1033—Channel region of field-effect devices of field-effect transistors with insulated gate, e.g. characterised by the length, the width, the geometric contour or the doping structure
- H01L29/1054—Channel region of field-effect devices of field-effect transistors with insulated gate, e.g. characterised by the length, the width, the geometric contour or the doping structure with a variation of the composition, e.g. channel with strained layer for increasing the mobility
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823807—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the channel structures, e.g. channel implants, halo or pocket implants, or channel materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/15—Structures with periodic or quasi periodic potential variation, e.g. multiple quantum wells, superlattices
- H01L29/151—Compositional structures
- H01L29/152—Compositional structures with quantum effects only in vertical direction, i.e. layered structures with quantum effects solely resulting from vertical potential variation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/15—Structures with periodic or quasi periodic potential variation, e.g. multiple quantum wells, superlattices
- H01L29/151—Compositional structures
- H01L29/152—Compositional structures with quantum effects only in vertical direction, i.e. layered structures with quantum effects solely resulting from vertical potential variation
- H01L29/155—Comprising only semiconductor materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7833—Field effect transistors with field effect produced by an insulated gate with lightly doped drain or source extension, e.g. LDD MOSFET's; DDD MOSFET's
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Ceramic Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
- Light Receiving Elements (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
Description
WO 2005/018005 PCT/US2004/020641 SEMICONDUCTOR DEVICE INCLUDING MOSFET HAVING BAND-ENGINEERED SUPERLATTICE Field of the Invention [0001] The present invention relates to the field of semiconductors, and, more particularly, to semiconductors having enhanced properties based upon energy band engineering and associated methods.
Background of the Invention [0002] Structures and techniques have been proposed to enhance the performance of semiconductor devices, such as by enhancing the mobility of the charge carriers. For example, U.S. Patent Application No. 2003/0057416 to Currie et al.
discloses strained material layers of silicon, silicongermanium, and relaxed silicon and also including impurityfree zones that would otherwise cause performance degradation.
The resulting biaxial strain in the upper silicon layer alters the carrier mobilities enabling higher speed and/or lower power devices. Published U.S. Patent Application No.
2003/0034529 to Fitzgerald et al. discloses a CMOS inverter also based upon similar strained silicon technology.
[0003] U.S. Patent No. 6,472,685 B2 to Takagi discloses a semiconductor device including a silicon and carbon layer sandwiched between silicon layers so that the conduction band and valence band of the second silicon layer receive a tensile WO 2005/018005 PCT/US2004/020641 strain. Electrons having a smaller effective mass, and which have been induced by an electric field applied to the gate electrode, are confined in the second silicon layer, thus, an n-channel MOSFET is asserted to have a higher mobility.
[0004] U.S. Patent No. 4,937,204 to Ishibashi et al.
discloses a superlattice in which a plurality of layers, less than eight monolayers, and containing a fraction or a binary compound semiconductor layers, are alternately and epitaxially grown. The direction of main current flow is perpendicular to the layers of the superlattice.
[0005] U.S. Patent No. 5,357,119 to Wang et al. discloses a Si-Ge short period superlattice with higher mobility achieved by reducing alloy scattering in the superlattice. Along these lines, U.S. Patent No. 5,683,934 to Candelaria discloses an enhanced mobility MOSFET including a channel layer comprising an alloy of silicon and a second material substitutionally present in the silicon lattice at a percentage that places the channel layer under tensile stress.
[0006] U.S. Patent No. 5,216,262 to Tsu discloses a quantum well structure comprising two barrier regions and a thin epitaxially grown semiconductor layer sandwiched between the barriers. Each barrier region consists of alternate layers of SiO 2 /Si with a thickness generally in a range of two to six monolayers. A much thicker section of silicon is sandwiched between the barriers.
[0007] An article entitled "Phenomena in silicon nanostructure devices" also to Tsu and published online September 6, 2000 by Applied Physics and Materials Science Processing, pp. 391-402 discloses a semiconductor-atomic superlattice (SAS) of silicon and oxygen. The Si/O superlattice is disclosed as useful in a silicon quantum and light-emitting devices. In particular, a green electromuminescence diode structure was constructed and tested. Current flow in the diode structure is vertical, that WO 2005/018005 PCT/US2004/020641 is, perpendicular to the layers of the SAS. The disclosed SAS may include semiconductor layers separated by adsorbed species such as oxygen atoms, and CO molecules. The silicon growth beyond the adsorbed monolayer of oxygen is described as epitaxial with a fairly low defect density. One SAS structure included a 1.1 nm thick silicon portion that is about eight atomic layers of silicon, and another structure had twice this thickness of silicon. An article to Luo et al. entitled "Chemical Design of Direct-Gap Light-Emitting Silicon" published in Physical Review Letters, Vol. 89, No. 7 (August 12, 2002) further discusses the light emitting SAS structures of Tsu.
[0008] Published International Application WO 02/103,767 Al to Wang, Tsu and Lofgren, discloses a barrier building block of thin silicon and oxygen, carbon, nitrogen, phosphorous, antimony, arsenic or hydrogen to thereby reduce current flowing vertically through the lattice more than four orders of magnitude. The insulating layer/barrier layer allows for low defect epitaxial silicon to be deposited next to the insulating layer.
[0009] Published Great Britain Patent Application 2,347,520 to Mears et al. discloses that principles of Aperiodic Photonic Band-Gap (APBG) structures may be adapted for electronic bandgap engineering. In particular, the application discloses that material parameters, for example, the location of band minima, effective mass, etc, can be tailored to yield new aperiodic materials with desirable bandstructure characteristics. Other parameters, such as electrical conductivity, thermal conductivity and dielectric permittivity or magnetic permeability are disclosed as also possible to be designed into the material.
[0010] Despite considerable efforts at materials engineering to increase the mobility of charge carriers in semiconductor devices, there is still a need for greater WO 2005/018005 PCT/US2004/020641 improvements. Greater mobility may increase device speed and/or reduce device power consumption. With greater mobility, device performance can also be maintained despite the continued shift to smaller device features.
Summary of the Invention [0011] In view of the foregoing background, it is therefore an object of the present invention to provide a semiconductor device, that includes MOSFETs and wherein the MOSFETs have a higher charge carrier mobility, for example.
[0012] This and other objects, features and advantages in accordance with the invention are provided by a semiconductor device comprising a substrate, and at least one MOSFET adjacent the substrate comprising a superlattice channel. The superlattice channel may include a plurality of stacked groups of layers. More particularly, the MOSFET may include source and drain regions laterally adjacent the superlattice channel, and a gate overlying the superlattice channel for causing transport of charge carriers through the superlattice channel in a parallel direction relative to the stacked groups of layers. Each group of layers of the superlattice channel may comprise a plurality of stacked base semiconductor monolayers defining a base semiconductor portion and an energy bandmodifying layer thereon. Moreover, the energy-band modifying layer may comprise at least one non-semiconductor monolayer constrained within a crystal lattice of adjacent base semiconductor portions so that the superlattice channel has a higher charge carrier mobility in the parallel direction than would otherwise be present. The superlattice channel may also have a common energy band structure therein.
[0013] The charge carriers may comprise at least one of electrons and holes. In some preferred embodiments, each base semiconductor portion may comprise silicon, and each energy band-modifying layer may comprise oxygen. Each energy bandmodifying layer may be a single monolayer thick, and each base WO 2005/018005 PCT/US2004/020641 semiconductor portion may be less than eight monolayers thick, such as two to six monolayers thick, for example.
[0014] As a result of the band engineering achieved by the present invention, the superlattice channel may further have a substantially direct energy bandgap. The superlattice channel may further comprise a base semiconductor cap layer on an uppermost group of layers. The gate may include a gate electrode layer and a gate dielectric layer between the gate electrode layer and the base semiconductor cap layer.
[0015] In some embodiments, all of the base semiconductor portions may be a same number of monolayers thick. In other embodiments, at least some of the base semiconductor portions may be a different number of monolayers thick. In still other embodiments, all of the base semiconductor portions may be a different number of monolayers thick. Each non-semiconductor monolayer is desirably thermally stable through deposition of a next layer to thereby facilitate manufacturing.
[0016] Each base semiconductor portion may comprise a base semiconductor selected from the group consisting of Group IV semiconductors, Group III-V semiconductors, and Group II-VI semiconductors. In addition, each energy band-modifying layer may comprise a non-semiconductor selected from the group consisting of oxygen, nitrogen, fluorine, and carbon-oxygen.
[0017] The higher mobility may result from a lower conductivity effective mass for charge carriers in the parallel direction than would otherwise be present. The lower conductivity effective mass may be less than two-thirds the conductivity effective mass than would otherwise occur. Of course, the superlattice channel may further comprise at least one type of conductivity dopant therein.
Brief Description of the Drawings [0018] FIG. 1 is a schematic cross-sectional view of a semiconductor device in accordance with the present invention.
WO 2005/018005 PCT/US2004/020641 [0019] FIG. 2 is a greatly enlarged schematic crosssectional view of the superlattice as shown in FIG. 1.
[0020] FIG. 3 is a perspective schematic atomic diagram of a portion of the superlattice shown in FIG. 1.
[0021] FIG. 4 is a greatly enlarged schematic crosssectional view of another embodiment of a superlattice that may be used in the device of FIG. 1.
[0022] FIG. 5A is a graph of the calculated band structure from the gamma point for both bulk silicon as in the prior art, and for the 4/1 Si/O superlattice as shown in FIGS. 1-3.
[0023] FIG. 5B is a graph of the calculated band structure from the Z point for both bulk silicon as in the prior art, and for the 4/1 Si/O superlattice as shown in FIGS. 1-3.
[0024] FIG. 5C is a graph of the calculated band structure from both the gamma and Z points for both bulk silicon as in the prior art, and for the 5/1/3/1 Si/O superlattice as shown in FIG. 4.
[0025] FIGS. 6A-6H are schematic cross-sectional views of a portion of another semiconductor device in accordance with the present invention during the making thereof.
Detailed Description of the Preferred Embodiments [0026] The present invention will now be described more fully hereinafter with reference to the accompanying drawings, in which preferred embodiments of the invention are shown.
This invention may, however, be embodied in many different forms and should not be construed as limited to the embodiments set forth herein. Rather, these embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the scope of the invention to those skilled in the art. Like numbers refer to like elements throughout and prime notation is used to indicate similar elements in alternate embodiments.
[0027] The present invention relates to controlling the properties of semiconductor materials at the atomic or WO 2005/018005 PCT/US2004/020641 molecular level to achieve improved performance within semiconductor devices. Further, the invention relates to the identification, creation, and use of improved materials for use in the conduction paths of semiconductor devices.
[0028] Applicants theorize, without wishing to be bound thereto, that certain superlattices as described herein reduce the effective mass of charge carriers and that this thereby leads to higher charge carrier mobility. Effective mass is described with various definitions in the literature. As a measure of the improvement in effective mass Applicants use a "conductivity reciprocal effective mass tensor", and M,' for electrons and holes respectively, defined as: d 3 k M j(EF E>Er B..Z.
Y k E>E; B.Z.
for electrons and: f
V
(VkE(k,n))J f(E(kn),E-,T)d 3 k MJ(EF T E<E,
E
h_ J(l- d k E<Ep B.Z.
for holes, where f is the Fermi-Dirac distribution, EF is the Fermi energy, T is the temperature, E(k,n) is the energy of an electron in the state corresponding to wave vector k and the n h energy band, the indices i and j refer to cartesian coordinates x, y and z, the integrals are taken over the Brillouin zone and the summations are taken over bands with energies above and below the Fermi energy for electrons and holes respectively.
[0029] Applicants' definition of the conductivity reciprocal effective mass tensor is such that a tensorial component of the conductivity of the material is greater for WO 2005/018005 PCT/US2004/020641 greater values of the corresponding component of the conductivity reciprocal effective mass tensor. Again Applicants theorize without wishing to be bound thereto that the superlattices described herein set the values of the conductivity reciprocal effective mass tensor so as to enhance the conductive properties of the material, such as typically for a preferred direction of charge carrier transport. The inverse of the appropriate tensor element is referred to as the conductivity effective mass. In other words, to characterize semiconductor material structures, the conductivity effective mass for electrons/holes as described above and calculated in the direction of intended carrier transport is used to distinguish improved materials.
[0030] Using the above-described measures, one can select materials having improved band structures for specific purposes. One such example would be a superlattice material for a channel region in a CMOS device. A planar MOSFET 20 including the superlattice 25 in accordance with the invention is now first described with reference to FIG. 1.
One skilled in the art, however, will appreciate that the materials identified herein could be used in many different types of semiconductor devices, such as discrete devices and/or integrated circuits.
[0031] The illustrated MOSFET 20 includes a substrate 21, source/drain regions 22, 23, source/drain extensions 26, 27, and a channel region therebetween provided by the superlattice Source/drain silicide layers 30, 31 and source/drain contacts 32, 33 overlie the source/drain regions as will be appreciated by those skilled in the art. Regions indicated by dashed lines 34, 35 are optional vestigial portions formed originally with the superlattice, but thereafter heavily doped. In other embodiments, these vestigial superlattice regions 34, 35 may not be present as will also be appreciated by those skilled in the art. A gate 35 illustratively WO 2005/018005 PCT/US2004/020641 includes a gate insulating layer 37 adjacent the channel provided by the superlattice 25, and a gate electrode layer 36 on the gate insulating layer. Sidewall spacers 40, 41 are also provided in the illustrated MOSFET [0032] Applicants have identified improved materials or structures for the channel region of the MOSFET 20. More specifically, the Applicants have identified materials or structures having energy band structures for which the appropriate conductivity effective masses for electrons and/or holes are substantially less than the corresponding values for silicon.
[0033] Referring now additionally to FIGS. 2 and 3, the materials or structures are in the form of a superlattice whose structure is controlled at the atomic or molecular level and may be formed using known techniques of atomic or molecular layer deposition. The superlattice 25 includes a plurality of layer groups 45a-45n arranged in stacked relation as perhaps best understood with specific reference to the schematic cross-sectional view of FIG. 2.
[0034] Each group of layers 45a-45n of the superlattice illustratively includes a plurality of stacked base semiconductor monolayers 46 defining a respective base semiconductor portion 46a-46n and an energy band-modifying layer 50 thereon. The energy band-modifying layers 50 are indicated by stippling in FIG. 2 for clarity of explanation.
[0035] The energy-band modifying layer 50 illustratively comprises one non-semiconductor monolayer constrained within a crystal lattice of adjacent base semiconductor portions. In other embodiments, more than one such monolayer may be possible. Applicants theorize without wishing to be bound thereto that energy band-modifying layers 50 and adjacent base semiconductor portions 46a-46n cause the superlattice 25 to have a lower appropriate conductivity effective mass for the charge carriers in the parallel layer direction than would WO 2005/018005 PCT/US2004/020641 otherwise be present. Considered another way, this parallel direction is orthogonal to the stacking direction. The band modifying layers 50 may also cause the superlattice 25 to have a common energy band structure. It is also theorized that the semiconductor device, such as the illustrated MOSFET ,enjoys a higher charge carrier mobility based upon the lower conductivity effective mass than would otherwise be present.
In some embodiments, and as a result of the band engineering achieved by the present invention, the superlattice 25 may further have a substantially direct energy bandgap that may be particularly advantageous for opto-electronic devices, for example, as described in further detail below.
[0036] As will be appreciated by those skilled in the art, the source/drain regions 22, 23 and gate 35 of the MOSFET may be considered as regions for causing the transport of charge carriers through the superlattice in a parallel direction relative to the layers of the stacked groups Other such regions are also contemplated by the present invention.
[0037] The superlattice 25 also illustratively includes a cap layer 52 on an upper layer group 45n. The cap layer 52 may comprise a plurality of base semiconductor monolayers 46.
The cap layer 52 may have between 2 to 100 monolayers of the base semiconductor, and, more preferably between 10 to monolayers.
[0038] Each base semiconductor portion 46a-46n may comprise a base semiconductor selected from the group consisting of Group IV semiconductors, Group III-V semiconductors, and Group II-VI semiconductors. Of course, the term Group IV semiconductors also includes Group IV-IV semiconductors as will be appreciated by those skilled in the art.
[0039] Each energy band-modifying layer 50 may comprise a non-semiconductor selected from the group consisting of oxygen, nitrogen, fluorine, and carbon-oxygen, for example.
WO 2005/018005 PCT/US2004/020641 The non-semiconductor is also desirably thermally stable through deposition of a next layer to thereby facilitate manufacturing. In other embodiments, the non-semiconductor may be another inorganic or organic element or compound that is compatible with the given semiconductor processing as will be appreciated by those skille'd in the art.
[0040] It should be noted that the term monolayer is meant to include a single atomic layer and also a single molecular layer. It is also noted that the energy band-modifying layer provided by a single monolayer is also meant to include a monolayer wherein not all of the possible sites are occupied.
For example, with particular reference to the atomic diagram of FIG. 3, a 4/1 repeating structure is illustrated for silicon as the base semiconductor material, and oxygen as the energy band-modifying material. Only half of the possible sites for oxygen are occupied. In other embodiments and/or with different materials this one half occupation would not necessarily be the case as will be appreciated by those skilled in the art. Indeed it can be seen even in this schematic diagram, that individual atoms of oxygen in a given monolayer are not precisely aligned along a flat plane as will also be appreciated by those of skill in the art of atomic deposition.
[0041] Silicon and oxygen are currently widely used in conventional semiconductor processing, and, hence, manufacturers will be readily able to use these materials as described herein. Atomic or monolayer deposition is also now widely used. Accordingly, semiconductor devices incorporating the superlattice 25 in accordance with the invention may be readily adopted and implemented as will be appreciated by those skilled in the art.
[0042] It is theorized without Applicants wishing to be bound thereto, that for a superlattice, such as the Si/O superlattice, for example, that the number of silicon WO 2005/018005 PCT/US2004/020641 monolayers should desirably be seven or less so that the energy band of the superlattice is common or relatively uniform throughout to achieve the desired advantages. The 4/1 repeating structure shown in FIGS. 2 and 3, for Si/O has been modeled to indicate an enhanced mobility for electrons and holes in the X direction. For example, the calculated conductivity effective mass for electrons (isotropic for bulk silicon) is 0.26 and for the 4/1 SiO superlattice in the X direction it is 0.12 resulting in a ratio of 0.46. Similarly, the calculation for holes yields values of 0.36 for bulk silicon and 0.16 for the 4/1 Si/O superlattice resulting in a ratio of 0.44.
[0043] While such a directionally preferential feature may be desired in certain semiconductor devices, other devices may benefit from a more uniform increase in mobility in any direction parallel to the groups of layers. It may also be beneficial to have an increased mobility for both electrons or holes, or just one of these types of charge carriers as will be appreciated by those skilled in the art.
[0044] The lower conductivity effective mass for the 4/1 Si/O embodiment of the superlattice 25 may be less than twothirds the conductivity effective mass than would otherwise occur, and this applies for both electrons and holes. Of course, the superlattice 25 may further comprise at least one type of conductivity dopant therein as will also be appreciated by those skilled in the art.
[0045] Indeed, referring now additionally to FIG. 4 another embodiment of a superlattice 25' in accordance with the invention having different properties is now described. In this embodiment, a repeating pattern of 3/1/5/1 is illustrated. More particularly, the lowest base semiconductor portion 46a' has three monolayers, and the second lowest base semiconductor portion 46b' has five monolayers. This pattern repeats throughout the superlattice 25' The energy band- WO 2005/018005 PCT/US2004/020641 modifying layers 50' may each include a single monolayer. For such a superlattice 25' including Si/0, the enhancement of charge carrier mobility is independent of orientation in the plane of the layers. Those other elements of FIG. 4 not specifically mentioned are similar to those discussed above with reference to FIG. 2 and need no further discussion herein.
[0046] In some device embodiments, all of the base semiconductor portions of a superlattice may be a same number of monolayers thick. In other embodiments, at least some of the base semiconductor portions may be a different number of monolayers thick. In still other embodiments, all of the base semiconductor portions may be a different number of monolayers thick.
[0047] In FIGS. 5A-5C band structures calculated using Density Functional Theory (DFT) are presented. It is well known in the art that DFT underestimates the absolute value of the bandgap. Hence all bands above the gap may be shifted by an appropriate "scissors correction". However the shape of the band is known to be much more reliable. The vertical energy axes should be interpreted in this light.
[0048] FIG. 5A shows the calculated band structure from the gamma point for both bulk silicon (represented by continuous lines) and for the 4/1 Si/O superlattice 25 as shown in FIGS. 1-3 (represented by dotted lines). The directions refer to the unit cell of the 4/1 Si/O structure and not to the conventional unit cell of Si, although the (001) direction in the figure does correspond to the (001) direction of the conventional unit cell of Si, and, hence, shows the expected location of the Si conduction band minimum.
The (100) and (010) directions in the figure correspond to the (110) and (-110) directions of the conventional Si unit cell.
Those skilled in the art will appreciate that the bands of Si WO 2005/018005 PCT/US2004/020641 on the figure are folded to represent them on the appropriate reciprocal lattice directions for the 4/1 Si/O structure.
[0049] It can be seen that the conduction band minimum for the 4/1 Si/O structure is located at the gamma point in contrast to bulk silicon whereas the valence band minimum occurs at the edge of the Brillouin zone in the (001) direction which we refer to as the Z point. One may also note the greater curvature of the conduction band minimum for the 4/1 Si/O structure compared to the curvature of the conduction band minimum for Si owing to the band splitting due to the perturbation introduced by the additional oxygen layer.
[0050] FIG. 5B shows the calculated band structure from the Z point for both bulk silicon (continuous lines) and for the 4/1 Si/O superlattice 25 (dotted lines). This figure illustrates the enhanced curvature of the valence band in the (100) direction.
[0051] FIG. 5C shows the calculated band structure from the both the gamma and Z point for both bulk silicon (continuous lines) and for the 5/1/3/1 Si/O structure of the superlattice of FIG. 4 (dotted lines). Due to the symmetry of the 5/1/3/1 Si/O structure, the calculated band structures in the (100) and (010) directions are equivalent. Thus the conductivity effective mass and mobility are expected to be isotropic in the plane parallel to the layers, i.e.
perpendicular to the (001) stacking direction. Note that in the 5/1/3/1 Si/O example the conduction band minimum and the valence band maximum are both at or close to the Z point.
Although increased curvature is an indication of reduced effective mass, the appropriate comparison and discrimination may be made via the conductivity reciprocal effective mass tensor calculation. This leads Applicants to further theorize that the 5/1/3/1 superlattice 25' should be substantially direct bandgap. As will be understood by those skilled in the art, the appropriate matrix element for optical transition is WO 2005/018005 PCT/US2004/020641 another indicator of the distinction between direct and indirect bandgap behavior.
[0052] Referring now additionally to FIGS. 6A-6H, a discussion is provided of the formation of a channel region provided by the above-described superlattice 25 in a simplified CMOS fabrication process for manufacturing PMOS and NMOS transistors. The example process begins with an eightinch wafer of lightly doped P-type or N-type single crystal silicon with <100> orientation 402. In the example, the formation of two transistors, one NMOS and one PMOS will be shown. In FIG. 6A, a deep N-well 404 is implanted in the substrate 402 for isolation. In FIG. 6B, N-well and P-well regions 406, 408, respectively, are formed using an Si0 2 /Si 3
N
4 mask prepared using known techniques. This could entail, for example, steps of n-well and p-well implantation, strip, drive-in, clean, and re-growth. The strip step refers to removing the mask (in this case, photoresist and silicon nitride). The drive-in step is used to locate the dopants at the appropriate depth, assuming the implantation is lower energy 80keV) rather than higher energy (200-300keV). A typical drive-in condition would be approximately 9-10 hrs. at 1100-1150 0 C. The drive-in step also anneals out implantation damage. If the implant is of sufficient energy to put the ions at the correct depth then an anneal step follows, which is lower temperature and shorter. A clean step comes before an oxidation step so as to avoid contaminating the furnaces with organics, metals, etc. Other known ways or processes for reaching this point may be used as well.
[0053] In FIGS. 6C-6H, an NMOS device will be shown in one side 200 and a PMOS device will be shown in the other side 400. FIG. 6C depicts shallow trench isolation in which the wafer is patterned, the trenches 410 are etched (0.3-0.8 um), a thin oxide is grown, the trenches are filled with Si02, and then the surface is planarized. FIG. 6D depicts the definition WO 2005/018005 PCT/US2004/020641 and deposition of the superlattice of the present invention as the channel regions 412, 414. An Si0 2 mask (not shown) is formed, a superlattice of the present invention is deposited using atomic layer deposition, an epitaxial silicon cap layer is formed, and the surface is planarized to arrive at the structure of FIG. 6D.
[0054] The epitaxial silicon cap layer may have a preferred thickness to prevent superlattice consumption during gate oxide growth, or any other subsequent oxidations, while at the same time reducing or minimizing the thickness of the silicon cap layer to reduce any parallel path of conduction with the superlattice. According to the well known relationship of consuming approximately 45% of the underlying silicon for a given oxide grown, the silicon cap layer may be greater than of the grown gate oxide thickness plus a small incremental amount to account for manufacturing tolerances known to those skilled in the art. For the present example, and assuming growth of a 25 angstrom gate, one may use approximately 13-15 angstroms of silicon cap thickness.
[0055] FIG. 6E depicts the devices after the gate oxide layers and the gates are formed. To form these layers, a thin gate oxide is deposited, and steps of poly deposition, patterning, and etching are performed. Poly deposition refers to low pressure chemical vapor deposition (LPCVD) of silicon onto an oxide (hence it forms a polycrystalline material). The step includes doping with P+ or As- to make it conducting and the layer is around 250 nm thick.
[0056] This step depends on the exact process, so the 250 nm thickness is only an example. The pattern step is made up of spinning photoresist, baking it, exposing it to light (photolithography step), and developing the resist. Usually, the pattern is then transferred to another layer (oxide or nitride) which acts as an etch mask during the etch step. The etch step typically is a plasma etch (anisotropic, dry etch) WO 2005/018005 PCT/US2004/020641 that is material selective etches silicon 10 times faster than oxide) and transfers the lithography pattern into the material of interest.
[0057] In FIG. 6F, lowly doped source and drain regions 420, 422 are formed. These regions are formed using n-type and p-type LDD implantation, annealing, and cleaning. "LDD" refers to n-type lowly doped drain, or on the source side, p-type lowly doped source. This is a low energy/low dose implant that is the same ion type as the source/drain. An anneal step may be used after the LDD implantation, but depending on the specific process, it may be omitted. The clean step is a chemical etch to remove metals and organics prior to depositing an oxide layer.
[0058] FIG. 6G shows the spacer formation and the source and drain implants. An Si0 2 mask is deposited and etched back.
N-type and p-type ion implantation is used to form the source and drain regions 430, 432, 434, and 436. Then the structure is annealed and cleaned. FIG. 6H depicts the self-aligned silicides formation, also known as salicidation. The salicidation process includes metal deposition Ti), nitrogen annealing, metal etching, and a second annealing.
This, of course, is just one example of a process and device in which the present invention may be used, and those of skill in the art will understand its application and use in many other processes and devices. In other processes and devices the structures of the present invention may be formed on a portion of a wafer or across substantially all of a wafer. In other processes and devices the structures of the present invention may be formed on a portion of a wafer or across substantially all of a wafer.
[0059] In accordance with another manufacturing process in accordance with the invention, selective deposition is not used. Instead, a blanket layer may be formed and a masking step may be used to remove material between devices, such as WO 2005/018005 PCT/US2004/020641 using the STI areas as an etch stop. This may use a controlled deposition over a patterned oxide/Si wafer. The use of an atomic layer deposition tool may also not be needed in some embodiments. For example, the monolayers may be formed using a CVD tool with process conditions compatible with control of monolayers as will be appreciated by those skilled in the art. Although planarization is discussed above, it may not be needed in some process embodiments. The superlattice structure may also formed prior to formation of the STI regions to thereby eliminate a masking step.
Moreover, in yet other variations, the superlattice structure could be formed prior to formation of the wells, for example.
[0060] Considered in different terms, the method in accordance with the present invention may include forming a superlattice 25 including a plurality of stacked groups of layers 45a-45n. The method may also include forming regions for causing transport of charge carriers through the superlattice in a parallel direction relative to the stacked groups of layers. Each group of layers of the superlattice may comprise a plurality of stacked base semiconductor monolayers defining a base semiconductor portion and an energy band-modifying layer thereon. As described herein, the energy-band modifying layer may comprise at least one nonsemiconductor monolayer constrained within a crystal lattice of adjacent base semiconductor portions so that the superlattice has a common energy band structure therein, and has a higher charge carrier mobility than would otherwise be present.
[0061] In addition, many modifications and other embodiments of the invention will come to the mind of one skilled in the art having the benefit of the teachings presented in the foregoing descriptions and the associated drawings. Therefore, it is understood that the invention is not to be limited to the specific embodiments disclosed, and WO 2005/018005 PCT/US2004/020641 that other modifications and embodiments are intended to be included within the scope of the appended claims.
Claims (14)
- 2. A semiconductor device according to Claim 1 wherein said superlattice channel has a common energy band structure therein.
- 3. A semiconductor device according to Claim 1 wherein the charge carriers having the higher mobility comprise at least one of electrons and holes.
- 4. A semiconductor device according to Claim 1 O wherein each base semiconductor portion comprises silicon. e( A semiconductor device according to Claim 1 wherein each energy band-modifying layer comprises oxygen.
- 6. A semiconductor device according to Claim 1 wherein (Ni each energy band-modifying layer is a single monolayer thick. 00
- 7. A semiconductor device according to Claim 1 wherein each base semiconductor portion is less than eight monolayers thick.
- 8. A semiconductor device according to Claim 1 wherein each base semiconductor portion is two to six monolayers thick.
- 9. A semiconductor device according to Claim 1 wherein said superlattice further has a substantially direct energy bandgap. A semiconductor device according to Claim 1 wherein said superlattice further comprises a base semiconductor cap layer on an uppermost group of layers.
- 11. A semiconductor device according to Claim 1 wherein said gate comprises a gate electrode layer and a gate dielectric layer between said gate electrode layer and said base semiconductor cap layer.
- 12. A semiconductor device according to Claim 1 wherein all of said base semiconductor portions are a same number of monolayers thick.
- 13. A semiconductor device according to Claim 1 wherein at least some of said base semiconductor portions are a different number of monolayers thick. 21 S14. A semiconductor device according to Claim 1 wherein all of said base semiconductor portions are a different e( Snumber of monolayers thick. ri 15. A semiconductor device according to Claim 1 wherein each non-semiconductor monolayer is thermally stable through ri deposition of a next layer. 00 1 16. A semiconductor device according to Claim 1 wherein each base semiconductor portion comprises a base semiconductor selected from the group consisting of Group IV semiconductors, Group III-V semiconductors, and Group II-VI semiconductors.
- 17. A semiconductor device according to Claim 1 wherein each energy band-modifying layer comprises a non- semiconductor selected from the group consisting of oxygen, nitrogen, fluorine, and carbon-oxygen.
- 18. A semiconductor device according to Claim 1 wherein the higher mobility results from a lower conductivity effective mass for the charge carriers in the parallel direction than would otherwise occur.
- 19. A semiconductor device according to Claim 18 wherein the lower conductivity effective mass is less than two- thirds the conductivity effective mass that would otherwise occur.
- 20. A semiconductor device according to Claim 1 wherein said superlattice further comprises at least one type of conductivity dopant therein.
Applications Claiming Priority (7)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/603,621 | 2003-06-26 | ||
US10/603,621 US20040266116A1 (en) | 2003-06-26 | 2003-06-26 | Methods of fabricating semiconductor structures having improved conductivity effective mass |
US10/603,696 | 2003-06-26 | ||
US10/603,696 US20040262594A1 (en) | 2003-06-26 | 2003-06-26 | Semiconductor structures having improved conductivity effective mass and methods for fabricating same |
US10/647,069 | 2003-08-22 | ||
US10/647,069 US6897472B2 (en) | 2003-06-26 | 2003-08-22 | Semiconductor device including MOSFET having band-engineered superlattice |
PCT/US2004/020641 WO2005018005A1 (en) | 2003-06-26 | 2004-06-28 | Semiconductor device including mosfet having band-engineered superlattice |
Publications (2)
Publication Number | Publication Date |
---|---|
AU2004300982A1 AU2004300982A1 (en) | 2005-02-24 |
AU2004300982B2 true AU2004300982B2 (en) | 2007-10-25 |
Family
ID=34119859
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
AU2004300982A Ceased AU2004300982B2 (en) | 2003-06-26 | 2004-06-28 | Semiconductor device including MOSFET having band-engineered superlattice |
Country Status (6)
Country | Link |
---|---|
US (13) | US7432524B2 (en) |
EP (1) | EP1644983B1 (en) |
JP (1) | JP2007521648A (en) |
AU (1) | AU2004300982B2 (en) |
CA (1) | CA2530065C (en) |
WO (1) | WO2005018005A1 (en) |
Families Citing this family (124)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070015344A1 (en) * | 2003-06-26 | 2007-01-18 | Rj Mears, Llc | Method for Making a Semiconductor Device Including a Strained Superlattice Between at Least One Pair of Spaced Apart Stress Regions |
US7535041B2 (en) * | 2003-06-26 | 2009-05-19 | Mears Technologies, Inc. | Method for making a semiconductor device including regions of band-engineered semiconductor superlattice to reduce device-on resistance |
US7033437B2 (en) * | 2003-06-26 | 2006-04-25 | Rj Mears, Llc | Method for making semiconductor device including band-engineered superlattice |
US7598515B2 (en) | 2003-06-26 | 2009-10-06 | Mears Technologies, Inc. | Semiconductor device including a strained superlattice and overlying stress layer and related methods |
US20060289049A1 (en) * | 2003-06-26 | 2006-12-28 | Rj Mears, Llc | Semiconductor Device Having a Semiconductor-on-Insulator (SOI) Configuration and Including a Superlattice on a Thin Semiconductor Layer |
US7514328B2 (en) | 2003-06-26 | 2009-04-07 | Mears Technologies, Inc. | Method for making a semiconductor device including shallow trench isolation (STI) regions with a superlattice therebetween |
US20050282330A1 (en) * | 2003-06-26 | 2005-12-22 | Rj Mears, Llc | Method for making a semiconductor device including a superlattice having at least one group of substantially undoped layers |
US7045813B2 (en) * | 2003-06-26 | 2006-05-16 | Rj Mears, Llc | Semiconductor device including a superlattice with regions defining a semiconductor junction |
US20070020860A1 (en) * | 2003-06-26 | 2007-01-25 | Rj Mears, Llc | Method for Making Semiconductor Device Including a Strained Superlattice and Overlying Stress Layer and Related Methods |
WO2005018005A1 (en) * | 2003-06-26 | 2005-02-24 | Rj Mears, Llc | Semiconductor device including mosfet having band-engineered superlattice |
US20070020833A1 (en) * | 2003-06-26 | 2007-01-25 | Rj Mears, Llc | Method for Making a Semiconductor Device Including a Channel with a Non-Semiconductor Layer Monolayer |
US20050279991A1 (en) * | 2003-06-26 | 2005-12-22 | Rj Mears, Llc | Semiconductor device including a superlattice having at least one group of substantially undoped layers |
US20070010040A1 (en) * | 2003-06-26 | 2007-01-11 | Rj Mears, Llc | Method for Making a Semiconductor Device Including a Strained Superlattice Layer Above a Stress Layer |
US7612366B2 (en) * | 2003-06-26 | 2009-11-03 | Mears Technologies, Inc. | Semiconductor device including a strained superlattice layer above a stress layer |
US7227174B2 (en) | 2003-06-26 | 2007-06-05 | Rj Mears, Llc | Semiconductor device including a superlattice and adjacent semiconductor layer with doped regions defining a semiconductor junction |
US7586116B2 (en) | 2003-06-26 | 2009-09-08 | Mears Technologies, Inc. | Semiconductor device having a semiconductor-on-insulator configuration and a superlattice |
US20060011905A1 (en) * | 2003-06-26 | 2006-01-19 | Rj Mears, Llc | Semiconductor device comprising a superlattice dielectric interface layer |
US20070063185A1 (en) * | 2003-06-26 | 2007-03-22 | Rj Mears, Llc | Semiconductor device including a front side strained superlattice layer and a back side stress layer |
US7491587B2 (en) * | 2003-06-26 | 2009-02-17 | Mears Technologies, Inc. | Method for making a semiconductor device having a semiconductor-on-insulator (SOI) configuration and including a superlattice on a thin semiconductor layer |
US7531828B2 (en) * | 2003-06-26 | 2009-05-12 | Mears Technologies, Inc. | Semiconductor device including a strained superlattice between at least one pair of spaced apart stress regions |
US7153763B2 (en) * | 2003-06-26 | 2006-12-26 | Rj Mears, Llc | Method for making a semiconductor device including band-engineered superlattice using intermediate annealing |
US7531829B2 (en) * | 2003-06-26 | 2009-05-12 | Mears Technologies, Inc. | Semiconductor device including regions of band-engineered semiconductor superlattice to reduce device-on resistance |
US7229902B2 (en) * | 2003-06-26 | 2007-06-12 | Rj Mears, Llc | Method for making a semiconductor device including a superlattice with regions defining a semiconductor junction |
JP4059183B2 (en) * | 2003-10-07 | 2008-03-12 | ソニー株式会社 | Insulator thin film manufacturing method |
US20080135832A1 (en) * | 2005-01-18 | 2008-06-12 | Shye Shapira | Apparatus And Method For Control Of Tunneling In A Small-Scale Electronic Structure |
US7465972B2 (en) | 2005-01-21 | 2008-12-16 | Taiwan Semiconductor Manufacturing Company, Ltd. | High performance CMOS device design |
US20060202269A1 (en) * | 2005-03-08 | 2006-09-14 | Semiconductor Energy Laboratory Co., Ltd. | Wireless chip and electronic appliance having the same |
EP1900021A1 (en) * | 2005-06-20 | 2008-03-19 | Mears Technologies, Inc. | Semiconductor device including shallow trench isolation (sti) regions with a superlattice therebetween and associated methods |
TW200707724A (en) * | 2005-06-30 | 2007-02-16 | Mears R J Llc | Semiconductor device having a semiconductor-on-insulator (SOI) configuration and including a superlattice on a thin semiconductor layer |
US7166485B1 (en) * | 2005-07-05 | 2007-01-23 | Sharp Laboratories Of America, Inc. | Superlattice nanocrystal Si-SiO2 electroluminescence device |
CA2612123A1 (en) * | 2005-07-15 | 2007-01-25 | Mears Technologies, Inc. | Semiconductor device including a strained superlattice and overlying stress layer and related methods |
US7608515B2 (en) * | 2006-02-14 | 2009-10-27 | Taiwan Semiconductor Manufacturing Company, Ltd. | Diffusion layer for stressed semiconductor devices |
US7323392B2 (en) * | 2006-03-28 | 2008-01-29 | Taiwan Semiconductor Manufacturing Company, Ltd. | High performance transistor with a highly stressed channel |
WO2007131119A1 (en) * | 2006-05-05 | 2007-11-15 | Mears Technologies, Inc. | Semiconductor device having a semiconductor-on-insulator configuration and a superlattice and associated methods |
AU2007247953A1 (en) * | 2006-05-05 | 2007-11-15 | Mears Technologies, Inc. | Semiconductor device including a floating gate memory cell with a superlattice channel and associated methods |
US20080070356A1 (en) * | 2006-09-14 | 2008-03-20 | Advanced Micro Devices, Inc. | Trench replacement gate process for transistors having elevated source and drain regions |
US7781827B2 (en) * | 2007-01-24 | 2010-08-24 | Mears Technologies, Inc. | Semiconductor device with a vertical MOSFET including a superlattice and related methods |
US7863066B2 (en) * | 2007-02-16 | 2011-01-04 | Mears Technologies, Inc. | Method for making a multiple-wavelength opto-electronic device including a superlattice |
US7880161B2 (en) * | 2007-02-16 | 2011-02-01 | Mears Technologies, Inc. | Multiple-wavelength opto-electronic device including a superlattice |
GB0717976D0 (en) * | 2007-09-14 | 2007-10-31 | Tavkhelldze Avto | Quantum interference depression effect MOS transistor |
US7704844B2 (en) * | 2007-10-04 | 2010-04-27 | International Business Machines Corporation | High performance MOSFET |
CN106008707A (en) * | 2009-03-09 | 2016-10-12 | 生物蛋白有限公司 | Mirac proteins |
US8084795B2 (en) * | 2009-05-22 | 2011-12-27 | James Nan Hsi Pan | Resonant cavity complementary optoelectronic transistors |
TWI419324B (en) * | 2009-11-27 | 2013-12-11 | Univ Nat Chiao Tung | Semiconductor device with group iii-v channel and group iv source-drain and method for manufacturing the same |
US8203155B2 (en) * | 2009-12-01 | 2012-06-19 | Massachusetts Institute Of Technology | Cavity-enhanced multispectral photonic devices |
DK2516468T3 (en) | 2009-12-23 | 2016-05-23 | Synimmune Gmbh | ANTI-FLT3 ANTIBODIES AND METHODS FOR USING THESE |
CN101819996B (en) * | 2010-04-16 | 2011-10-26 | 清华大学 | Semiconductor structure |
JP5605182B2 (en) * | 2010-11-17 | 2014-10-15 | 富士通セミコンダクター株式会社 | Semiconductor device manufacturing method and semiconductor device |
KR101467237B1 (en) * | 2013-07-01 | 2014-12-01 | 성균관대학교산학협력단 | Semiconductor device having superlattice-structured thin film laminated by semiconducting thin film and insulating thin film |
WO2015077580A1 (en) | 2013-11-22 | 2015-05-28 | Mears Technologies, Inc. | Semiconductor devices including superlattice depletion layer stack and related methods |
EP3072158A1 (en) | 2013-11-22 | 2016-09-28 | Atomera Incorporated | Vertical semiconductor devices including superlattice punch through stop layer and related methods |
WO2015191561A1 (en) | 2014-06-09 | 2015-12-17 | Mears Technologies, Inc. | Semiconductor devices with enhanced deterministic doping and related methods |
US9722046B2 (en) | 2014-11-25 | 2017-08-01 | Atomera Incorporated | Semiconductor device including a superlattice and replacement metal gate structure and related methods |
EP3281231B1 (en) * | 2015-05-15 | 2021-11-03 | Atomera Incorporated | Method of fabricating semiconductor devices with superlattice and punch-through stop (pts) layers at different depths |
WO2016196600A1 (en) | 2015-06-02 | 2016-12-08 | Atomera Incorporated | Method for making enhanced semiconductor structures in single wafer processing chamber with desired uniformity control |
US9558939B1 (en) | 2016-01-15 | 2017-01-31 | Atomera Incorporated | Methods for making a semiconductor device including atomic layer structures using N2O as an oxygen source |
WO2017197108A1 (en) | 2016-05-11 | 2017-11-16 | Atomera Incorporated | Dram architecture to reduce row activation circuitry power and peripheral leakage and related methods |
US10249745B2 (en) | 2016-08-08 | 2019-04-02 | Atomera Incorporated | Method for making a semiconductor device including a resonant tunneling diode structure having a superlattice |
US10107854B2 (en) | 2016-08-17 | 2018-10-23 | Atomera Incorporated | Semiconductor device including threshold voltage measurement circuitry |
EP3635789B1 (en) | 2017-05-16 | 2022-08-10 | Atomera Incorporated | Semiconductor device and method including a superlattice as a gettering layer |
TWI685109B (en) | 2017-06-13 | 2020-02-11 | 美商安托梅拉公司 | Semiconductor device with recessed channel array transistor (rcat) including a superlattice and associated methods |
JP6702268B2 (en) | 2017-06-15 | 2020-05-27 | 信越半導体株式会社 | Epitaxial wafer manufacturing method |
US10109479B1 (en) | 2017-07-31 | 2018-10-23 | Atomera Incorporated | Method of making a semiconductor device with a buried insulating layer formed by annealing a superlattice |
EP3669401B1 (en) | 2017-08-18 | 2023-08-02 | Atomera Incorporated | Manufacturing method for a semiconductor device including the removal of non-monocrystalline stringer adjacent a superlattice-sti interface |
US10396223B2 (en) | 2017-12-15 | 2019-08-27 | Atomera Incorporated | Method for making CMOS image sensor with buried superlattice layer to reduce crosstalk |
US10608027B2 (en) | 2017-12-15 | 2020-03-31 | Atomera Incorporated | Method for making CMOS image sensor including stacked semiconductor chips and image processing circuitry including a superlattice |
US10361243B2 (en) | 2017-12-15 | 2019-07-23 | Atomera Incorporated | Method for making CMOS image sensor including superlattice to enhance infrared light absorption |
US10276625B1 (en) | 2017-12-15 | 2019-04-30 | Atomera Incorporated | CMOS image sensor including superlattice to enhance infrared light absorption |
US10608043B2 (en) | 2017-12-15 | 2020-03-31 | Atomera Incorporation | Method for making CMOS image sensor including stacked semiconductor chips and readout circuitry including a superlattice |
US10461118B2 (en) | 2017-12-15 | 2019-10-29 | Atomera Incorporated | Method for making CMOS image sensor including photodiodes with overlying superlattices to reduce crosstalk |
US10529757B2 (en) | 2017-12-15 | 2020-01-07 | Atomera Incorporated | CMOS image sensor including pixels with read circuitry having a superlattice |
US10355151B2 (en) | 2017-12-15 | 2019-07-16 | Atomera Incorporated | CMOS image sensor including photodiodes with overlying superlattices to reduce crosstalk |
US10304881B1 (en) | 2017-12-15 | 2019-05-28 | Atomera Incorporated | CMOS image sensor with buried superlattice layer to reduce crosstalk |
US10367028B2 (en) | 2017-12-15 | 2019-07-30 | Atomera Incorporated | CMOS image sensor including stacked semiconductor chips and image processing circuitry including a superlattice |
US10529768B2 (en) | 2017-12-15 | 2020-01-07 | Atomera Incorporated | Method for making CMOS image sensor including pixels with read circuitry having a superlattice |
US10615209B2 (en) | 2017-12-15 | 2020-04-07 | Atomera Incorporated | CMOS image sensor including stacked semiconductor chips and readout circuitry including a superlattice |
EP3762959B1 (en) | 2018-03-08 | 2024-04-10 | Atomera Incorporated | Semiconductor device including enhanced contact structures having a superlattice and related methods |
US10727049B2 (en) | 2018-03-09 | 2020-07-28 | Atomera Incorporated | Method for making a semiconductor device including compound semiconductor materials and an impurity and point defect blocking superlattice |
US10468245B2 (en) | 2018-03-09 | 2019-11-05 | Atomera Incorporated | Semiconductor device including compound semiconductor materials and an impurity and point defect blocking superlattice |
CN112074779B (en) | 2018-04-12 | 2023-12-12 | 阿托梅拉公司 | Semiconductor device and method including vertically integrated optical and electronic devices and including superlattice |
WO2019199926A1 (en) | 2018-04-12 | 2019-10-17 | Atomera Incorporated | Device and method for making an inverted t channel field effect transistor (itfet) including a superlattice |
TWI720587B (en) * | 2018-08-30 | 2021-03-01 | 美商安托梅拉公司 | Method and device for making superlattice structures with reduced defect densities |
US10566191B1 (en) | 2018-08-30 | 2020-02-18 | Atomera Incorporated | Semiconductor device including superlattice structures with reduced defect densities |
US10811498B2 (en) | 2018-08-30 | 2020-10-20 | Atomera Incorporated | Method for making superlattice structures with reduced defect densities |
US20200135489A1 (en) * | 2018-10-31 | 2020-04-30 | Atomera Incorporated | Method for making a semiconductor device including a superlattice having nitrogen diffused therein |
US10580866B1 (en) | 2018-11-16 | 2020-03-03 | Atomera Incorporated | Semiconductor device including source/drain dopant diffusion blocking superlattices to reduce contact resistance |
US10840337B2 (en) | 2018-11-16 | 2020-11-17 | Atomera Incorporated | Method for making a FINFET having reduced contact resistance |
US10593761B1 (en) | 2018-11-16 | 2020-03-17 | Atomera Incorporated | Method for making a semiconductor device having reduced contact resistance |
US10847618B2 (en) | 2018-11-16 | 2020-11-24 | Atomera Incorporated | Semiconductor device including body contact dopant diffusion blocking superlattice having reduced contact resistance |
US10818755B2 (en) | 2018-11-16 | 2020-10-27 | Atomera Incorporated | Method for making semiconductor device including source/drain dopant diffusion blocking superlattices to reduce contact resistance |
US10580867B1 (en) | 2018-11-16 | 2020-03-03 | Atomera Incorporated | FINFET including source and drain regions with dopant diffusion blocking superlattice layers to reduce contact resistance |
US10854717B2 (en) | 2018-11-16 | 2020-12-01 | Atomera Incorporated | Method for making a FINFET including source and drain dopant diffusion blocking superlattices to reduce contact resistance |
US10840335B2 (en) | 2018-11-16 | 2020-11-17 | Atomera Incorporated | Method for making semiconductor device including body contact dopant diffusion blocking superlattice to reduce contact resistance |
US10840336B2 (en) | 2018-11-16 | 2020-11-17 | Atomera Incorporated | Semiconductor device with metal-semiconductor contacts including oxygen insertion layer to constrain dopants and related methods |
US10916642B2 (en) | 2019-04-18 | 2021-02-09 | Globalfoundries U.S. Inc. | Heterojunction bipolar transistor with emitter base junction oxide interface |
US11094818B2 (en) | 2019-04-23 | 2021-08-17 | Atomera Incorporated | Method for making a semiconductor device including a superlattice and an asymmetric channel and related methods |
US10840388B1 (en) | 2019-07-17 | 2020-11-17 | Atomera Incorporated | Varactor with hyper-abrupt junction region including a superlattice |
US10825902B1 (en) | 2019-07-17 | 2020-11-03 | Atomera Incorporated | Varactor with hyper-abrupt junction region including spaced-apart superlattices |
US10937888B2 (en) | 2019-07-17 | 2021-03-02 | Atomera Incorporated | Method for making a varactor with a hyper-abrupt junction region including spaced-apart superlattices |
US10825901B1 (en) | 2019-07-17 | 2020-11-03 | Atomera Incorporated | Semiconductor devices including hyper-abrupt junction region including a superlattice |
US11183565B2 (en) | 2019-07-17 | 2021-11-23 | Atomera Incorporated | Semiconductor devices including hyper-abrupt junction region including spaced-apart superlattices and related methods |
US10879357B1 (en) | 2019-07-17 | 2020-12-29 | Atomera Incorporated | Method for making a semiconductor device having a hyper-abrupt junction region including a superlattice |
US10937868B2 (en) | 2019-07-17 | 2021-03-02 | Atomera Incorporated | Method for making semiconductor devices with hyper-abrupt junction region including spaced-apart superlattices |
US10868120B1 (en) | 2019-07-17 | 2020-12-15 | Atomera Incorporated | Method for making a varactor with hyper-abrupt junction region including a superlattice |
US11264499B2 (en) | 2019-09-16 | 2022-03-01 | Globalfoundries U.S. Inc. | Transistor devices with source/drain regions comprising an interface layer that comprises a non-semiconductor material |
US11158722B2 (en) | 2019-12-30 | 2021-10-26 | Globalfoundries U.S. Inc. | Transistors with lattice structure |
JP7247902B2 (en) | 2020-01-10 | 2023-03-29 | 信越半導体株式会社 | Epitaxial wafer manufacturing method |
US11437486B2 (en) | 2020-01-14 | 2022-09-06 | Atomera Incorporated | Methods for making bipolar junction transistors including emitter-base and base-collector superlattices |
US11177351B2 (en) | 2020-02-26 | 2021-11-16 | Atomera Incorporated | Semiconductor device including a superlattice with different non-semiconductor material monolayers |
US11302823B2 (en) | 2020-02-26 | 2022-04-12 | Atomera Incorporated | Method for making semiconductor device including a superlattice with different non-semiconductor material monolayers |
US11075078B1 (en) | 2020-03-06 | 2021-07-27 | Atomera Incorporated | Method for making a semiconductor device including a superlattice within a recessed etch |
US11569368B2 (en) | 2020-06-11 | 2023-01-31 | Atomera Incorporated | Method for making semiconductor device including a superlattice and providing reduced gate leakage |
US11469302B2 (en) | 2020-06-11 | 2022-10-11 | Atomera Incorporated | Semiconductor device including a superlattice and providing reduced gate leakage |
US11848356B2 (en) | 2020-07-02 | 2023-12-19 | Atomera Incorporated | Method for making semiconductor device including superlattice with oxygen and carbon monolayers |
JP7231120B2 (en) | 2021-01-25 | 2023-03-01 | 信越半導体株式会社 | Epitaxial wafer manufacturing method |
WO2022187462A1 (en) | 2021-03-03 | 2022-09-09 | Atomera Incorporated | Radio frequency (rf) semiconductor devices including a ground plane layer having a superlattice and associated methods |
US11810784B2 (en) | 2021-04-21 | 2023-11-07 | Atomera Incorporated | Method for making semiconductor device including a superlattice and enriched silicon 28 epitaxial layer |
US11923418B2 (en) | 2021-04-21 | 2024-03-05 | Atomera Incorporated | Semiconductor device including a superlattice and enriched silicon 28 epitaxial layer |
US11682712B2 (en) | 2021-05-26 | 2023-06-20 | Atomera Incorporated | Method for making semiconductor device including superlattice with O18 enriched monolayers |
US11728385B2 (en) | 2021-05-26 | 2023-08-15 | Atomera Incorporated | Semiconductor device including superlattice with O18 enriched monolayers |
CN113539792B (en) * | 2021-07-09 | 2024-03-01 | 中国科学院上海微系统与信息技术研究所 | Preparation method of full-surrounding grid transistor |
US11862717B2 (en) | 2021-08-24 | 2024-01-02 | Globalfoundries U.S. Inc. | Lateral bipolar transistor structure with superlattice layer and method to form same |
US11721546B2 (en) | 2021-10-28 | 2023-08-08 | Atomera Incorporated | Method for making semiconductor device with selective etching of superlattice to accumulate non-semiconductor atoms |
US11631584B1 (en) | 2021-10-28 | 2023-04-18 | Atomera Incorporated | Method for making semiconductor device with selective etching of superlattice to define etch stop layer |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6127681A (en) * | 1984-07-17 | 1986-02-07 | Res Dev Corp Of Japan | Field effect transistor having channel part of superlattice construction |
JPS62219665A (en) * | 1986-03-20 | 1987-09-26 | Fujitsu Ltd | Superlattice thin-film transistor |
US4908678A (en) * | 1986-10-08 | 1990-03-13 | Semiconductor Energy Laboratory Co., Ltd. | FET with a super lattice channel |
Family Cites Families (74)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US505887A (en) * | 1893-10-03 | Drawing-rolls | ||
US550887A (en) * | 1895-12-03 | Lubricatoe | ||
US635093A (en) * | 1898-11-21 | 1899-10-17 | Francis Ellershausen | Process of treating refractory sulfid ores. |
US4485128A (en) * | 1981-11-20 | 1984-11-27 | Chronar Corporation | Bandgap control in amorphous semiconductors |
JPH0656887B2 (en) | 1982-02-03 | 1994-07-27 | 株式会社日立製作所 | Semiconductor device and manufacturing method thereof |
US4594603A (en) | 1982-04-22 | 1986-06-10 | Board Of Trustees Of The University Of Illinois | Semiconductor device with disordered active region |
US4882609A (en) * | 1984-11-19 | 1989-11-21 | Max-Planck Gesellschaft Zur Forderung Der Wissenschafter E.V. | Semiconductor devices with at least one monoatomic layer of doping atoms |
JPS61145822A (en) | 1984-12-20 | 1986-07-03 | Toshiba Corp | Molecular beam epitaxial growth method |
JPS61145820A (en) | 1984-12-20 | 1986-07-03 | Seiko Epson Corp | Semiconductor thin film material |
JPS61210679A (en) * | 1985-03-15 | 1986-09-18 | Sony Corp | Semiconductor device |
JPS61220339A (en) | 1985-03-26 | 1986-09-30 | Nippon Telegr & Teleph Corp <Ntt> | Control of characteristics of semiconductor material |
JPH06101559B2 (en) * | 1985-10-04 | 1994-12-12 | 日本電信電話株式会社 | Superlattice electronic device |
JPS62119665A (en) | 1985-11-19 | 1987-05-30 | Sharp Corp | Word processor |
JPS6394682A (en) * | 1986-10-08 | 1988-04-25 | Semiconductor Energy Lab Co Ltd | Manufacture of insulated-gate field-effect semiconductor device |
GB2223351A (en) * | 1988-09-28 | 1990-04-04 | Philips Electronic Associated | A method of manufacturing a semiconductor device having waveguide structure |
US5031185A (en) * | 1988-11-17 | 1991-07-09 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device having a disordered superlattice |
US5181089A (en) * | 1989-08-15 | 1993-01-19 | Matsushita Electric Industrial Co., Ltd. | Semiconductor memory device and a method for producing the same |
JPH0422185A (en) * | 1990-05-17 | 1992-01-27 | Mitsubishi Electric Corp | Semiconductor optical element |
US5081513A (en) * | 1991-02-28 | 1992-01-14 | Xerox Corporation | Electronic device with recovery layer proximate to active layer |
US5216252A (en) * | 1991-06-20 | 1993-06-01 | Thomas Jefferson University | Binary screen, system and method for single pulse dual energy radiography |
JP3025982B2 (en) * | 1992-01-21 | 2000-03-27 | イビデン株式会社 | Waveguide type optical directional coupler |
US5216262A (en) * | 1992-03-02 | 1993-06-01 | Raphael Tsu | Quantum well structures useful for semiconductor devices |
US5555477A (en) * | 1992-04-08 | 1996-09-10 | Hitachi, Ltd. | Optical transmission system constructing method and system |
US5606515A (en) * | 1993-02-03 | 1997-02-25 | Instron Corporation | Sensor conditioning circuitry for use with electrically excited transducers |
US5357119A (en) * | 1993-02-19 | 1994-10-18 | Board Of Regents Of The University Of California | Field effect devices having short period superlattice structures using Si and Ge |
US5346856A (en) * | 1993-05-10 | 1994-09-13 | The United States Of America As Represented By The Secretary Of The Army | Method of making a selective compositional disordering of a GaAs based heterostructure by the in-diffusion of Au through a single crystal, epitaxially grown Ge film |
US5606177A (en) | 1993-10-29 | 1997-02-25 | Texas Instruments Incorporated | Silicon oxide resonant tunneling diode structure |
US5422502A (en) * | 1993-12-09 | 1995-06-06 | Northern Telecom Limited | Lateral bipolar transistor |
DE69409780T2 (en) * | 1993-12-20 | 1998-11-12 | Nippon Electric Co | Process for the production of opto-electrical semiconductor components |
JP2982619B2 (en) | 1994-06-29 | 1999-11-29 | 日本電気株式会社 | Semiconductor optical waveguide integrated photodetector |
US5466949A (en) | 1994-08-04 | 1995-11-14 | Texas Instruments Incorporated | Silicon oxide germanium resonant tunneling |
JPH08107253A (en) | 1994-08-12 | 1996-04-23 | Mitsubishi Electric Corp | Manufacturing method of photowaveguide, semiconductor, laser-waveguide integrated device, semiconductor laser-waveguide-photodiode integrated device, semiconductor laser-waveguide-mode matching integrated device, mode matching element |
US5754714A (en) * | 1994-09-17 | 1998-05-19 | Kabushiki Kaisha Toshiba | Semiconductor optical waveguide device, optical control type optical switch, and wavelength conversion device |
US5561302A (en) | 1994-09-26 | 1996-10-01 | Motorola, Inc. | Enhanced mobility MOSFET device and method |
JP3270278B2 (en) | 1994-12-15 | 2002-04-02 | 東芝電子エンジニアリング株式会社 | Semiconductor device and manufacturing method thereof |
FR2734097B1 (en) * | 1995-05-12 | 1997-06-06 | Thomson Csf | SEMICONDUCTOR LASER |
DE69631098D1 (en) * | 1995-08-03 | 2004-01-29 | Hitachi Europ Ltd | Semiconductor structures |
GB9600823D0 (en) * | 1996-01-16 | 1996-03-20 | British Telecomm | Distributed processing |
US5682455A (en) * | 1996-02-29 | 1997-10-28 | Northern Telecom Limited | Semiconductor optical waveguide |
US6584245B1 (en) * | 1996-05-06 | 2003-06-24 | Teracomm Research, Inc | High speed data link including a superconductive plate assembly for use in a data transmission scheme and method |
US6344271B1 (en) * | 1998-11-06 | 2002-02-05 | Nanoenergy Corporation | Materials and products using nanostructured non-stoichiometric substances |
EP0843361A1 (en) | 1996-11-15 | 1998-05-20 | Hitachi Europe Limited | Memory device |
JPH10173177A (en) * | 1996-12-10 | 1998-06-26 | Mitsubishi Electric Corp | Manufacture of mis transistor |
WO1998026316A1 (en) * | 1996-12-13 | 1998-06-18 | Massachusetts Institute Of Technology | Tunable microcavity using nonlinear materials in a photonic crystal |
US5994164A (en) * | 1997-03-18 | 1999-11-30 | The Penn State Research Foundation | Nanostructure tailoring of material properties using controlled crystallization |
EP0871228A3 (en) * | 1997-04-09 | 2001-10-24 | Matsushita Electric Industrial Co., Ltd. | Semiconductor substrate, semiconductor device and method of manufacturing the same |
US6255150B1 (en) * | 1997-10-23 | 2001-07-03 | Texas Instruments Incorporated | Use of crystalline SiOx barriers for Si-based resonant tunneling diodes |
US6376337B1 (en) * | 1997-11-10 | 2002-04-23 | Nanodynamics, Inc. | Epitaxial SiOx barrier/insulation layer |
JP3443343B2 (en) * | 1997-12-03 | 2003-09-02 | 松下電器産業株式会社 | Semiconductor device |
JP3547037B2 (en) | 1997-12-04 | 2004-07-28 | 株式会社リコー | Semiconductor laminated structure and semiconductor light emitting device |
US6154475A (en) * | 1997-12-04 | 2000-11-28 | The United States Of America As Represented By The Secretary Of The Air Force | Silicon-based strain-symmetrized GE-SI quantum lasers |
US6121100A (en) * | 1997-12-31 | 2000-09-19 | Intel Corporation | Method of fabricating a MOS transistor with a raised source/drain extension |
JP3854731B2 (en) * | 1998-03-30 | 2006-12-06 | シャープ株式会社 | Microstructure manufacturing method |
US6888175B1 (en) | 1998-05-29 | 2005-05-03 | Massachusetts Institute Of Technology | Compound semiconductor structure with lattice and polarity matched heteroepitaxial layers |
DE60042666D1 (en) * | 1999-01-14 | 2009-09-17 | Panasonic Corp | Semiconductor component and method for its production |
GB9905196D0 (en) | 1999-03-05 | 1999-04-28 | Fujitsu Telecommunications Eur | Aperiodic gratings |
US6350993B1 (en) * | 1999-03-12 | 2002-02-26 | International Business Machines Corporation | High speed composite p-channel Si/SiGe heterostructure for field effect devices |
US6281532B1 (en) * | 1999-06-28 | 2001-08-28 | Intel Corporation | Technique to obtain increased channel mobilities in NMOS transistors by gate electrode engineering |
US6501092B1 (en) | 1999-10-25 | 2002-12-31 | Intel Corporation | Integrated semiconductor superlattice optical modulator |
JP2001127377A (en) * | 1999-10-28 | 2001-05-11 | Hitachi Ltd | Optical transmitter and apparatus therefor |
RU2173003C2 (en) * | 1999-11-25 | 2001-08-27 | Септре Электроникс Лимитед | Method for producing silicon nanostructure, lattice of silicon quantum conducting tunnels, and devices built around them |
DE10025264A1 (en) * | 2000-05-22 | 2001-11-29 | Max Planck Gesellschaft | Field effect transistor based on embedded cluster structures and method for its production |
US6410941B1 (en) * | 2000-06-30 | 2002-06-25 | Motorola, Inc. | Reconfigurable systems using hybrid integrated circuits with optical ports |
JP2002026456A (en) * | 2000-06-30 | 2002-01-25 | Toshiba Corp | Semiconductor device, semiconductor laser, method of manufacturing thereof, and method of etching |
US6734453B2 (en) * | 2000-08-08 | 2004-05-11 | Translucent Photonics, Inc. | Devices with optical gain in silicon |
US6521549B1 (en) | 2000-11-28 | 2003-02-18 | Lsi Logic Corporation | Method of reducing silicon oxynitride gate insulator thickness in some transistors of a hybrid integrated circuit to obtain increased differential in gate insulator thickness with other transistors of the hybrid circuit |
US20020100942A1 (en) * | 2000-12-04 | 2002-08-01 | Fitzgerald Eugene A. | CMOS inverter and integrated circuits utilizing strained silicon surface channel MOSFETs |
US6553679B2 (en) * | 2001-06-01 | 2003-04-29 | Duane L. Todd | Alignment tool for clip angles |
WO2003025984A2 (en) | 2001-09-21 | 2003-03-27 | Amberwave Systems Corporation | Semiconductor structures employing strained material layers with defined impurity gradients and methods for fabricating same |
WO2003079415A2 (en) | 2002-03-14 | 2003-09-25 | Amberwave Systems Corporation | Methods for fabricating strained layers on semiconductor substrates |
US6656764B1 (en) * | 2002-05-15 | 2003-12-02 | Taiwan Semiconductor Manufacturing Company | Process for integration of a high dielectric constant gate insulator layer in a CMOS device |
US7023010B2 (en) * | 2003-04-21 | 2006-04-04 | Nanodynamics, Inc. | Si/C superlattice useful for semiconductor devices |
WO2005018005A1 (en) * | 2003-06-26 | 2005-02-24 | Rj Mears, Llc | Semiconductor device including mosfet having band-engineered superlattice |
US20050268848A1 (en) * | 2004-04-28 | 2005-12-08 | Nanodynamics, Inc | Atomic layer deposition apparatus and process |
-
2004
- 2004-06-28 WO PCT/US2004/020641 patent/WO2005018005A1/en active Application Filing
- 2004-06-28 JP JP2006515378A patent/JP2007521648A/en active Pending
- 2004-06-28 EP EP04785968A patent/EP1644983B1/en not_active Expired - Lifetime
- 2004-06-28 AU AU2004300982A patent/AU2004300982B2/en not_active Ceased
- 2004-06-28 CA CA2530065A patent/CA2530065C/en not_active Expired - Fee Related
- 2004-09-09 US US10/936,903 patent/US7432524B2/en not_active Expired - Lifetime
- 2004-09-09 US US10/937,071 patent/US7279699B2/en not_active Expired - Lifetime
- 2004-09-09 US US10/936,913 patent/US7446334B2/en not_active Expired - Lifetime
- 2004-09-09 US US10/937,072 patent/US20050029510A1/en not_active Abandoned
- 2004-09-09 US US10/936,933 patent/US20050032247A1/en not_active Abandoned
- 2004-09-09 US US10/936,920 patent/US7109052B2/en not_active Expired - Lifetime
- 2004-09-14 US US10/940,418 patent/US7018900B2/en not_active Expired - Lifetime
- 2004-09-14 US US10/940,426 patent/US7436026B2/en not_active Expired - Lifetime
- 2004-09-14 US US10/940,594 patent/US7288457B2/en not_active Expired - Lifetime
- 2004-09-14 US US10/941,062 patent/US7279701B2/en not_active Expired - Lifetime
-
2005
- 2005-01-25 US US11/042,272 patent/US7265002B2/en not_active Expired - Lifetime
- 2005-01-25 US US11/042,270 patent/US7435988B2/en not_active Expired - Lifetime
- 2005-03-25 US US11/089,950 patent/US7303948B2/en not_active Expired - Lifetime
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6127681A (en) * | 1984-07-17 | 1986-02-07 | Res Dev Corp Of Japan | Field effect transistor having channel part of superlattice construction |
JPS62219665A (en) * | 1986-03-20 | 1987-09-26 | Fujitsu Ltd | Superlattice thin-film transistor |
US4908678A (en) * | 1986-10-08 | 1990-03-13 | Semiconductor Energy Laboratory Co., Ltd. | FET with a super lattice channel |
Also Published As
Publication number | Publication date |
---|---|
US7279701B2 (en) | 2007-10-09 |
US7446334B2 (en) | 2008-11-04 |
US20050087737A1 (en) | 2005-04-28 |
US7436026B2 (en) | 2008-10-14 |
US20050090048A1 (en) | 2005-04-28 |
US7303948B2 (en) | 2007-12-04 |
US7265002B2 (en) | 2007-09-04 |
US20050029510A1 (en) | 2005-02-10 |
US7018900B2 (en) | 2006-03-28 |
US20050032260A1 (en) | 2005-02-10 |
US20050032247A1 (en) | 2005-02-10 |
EP1644983A1 (en) | 2006-04-12 |
US7288457B2 (en) | 2007-10-30 |
US20050029511A1 (en) | 2005-02-10 |
US20050173696A1 (en) | 2005-08-11 |
US20050118767A1 (en) | 2005-06-02 |
WO2005018005A1 (en) | 2005-02-24 |
US20050031247A1 (en) | 2005-02-10 |
CA2530065C (en) | 2011-12-20 |
US7109052B2 (en) | 2006-09-19 |
US20050184286A1 (en) | 2005-08-25 |
EP1644983B1 (en) | 2008-10-29 |
US7279699B2 (en) | 2007-10-09 |
US7435988B2 (en) | 2008-10-14 |
US20050173697A1 (en) | 2005-08-11 |
US7432524B2 (en) | 2008-10-07 |
AU2004300982A1 (en) | 2005-02-24 |
JP2007521648A (en) | 2007-08-02 |
US20050110003A1 (en) | 2005-05-26 |
US20050029509A1 (en) | 2005-02-10 |
CA2530065A1 (en) | 2005-02-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
AU2004300982B2 (en) | Semiconductor device including MOSFET having band-engineered superlattice | |
AU2004300981B2 (en) | Method for making semiconductor device including band-engineered superlattice | |
AU2004306355B2 (en) | Semiconductor device including band-engineered superlattice | |
AU2006249572A1 (en) | Semiconductor device including a superlattice having at least one group of substantially undoped layer | |
WO2006127291A2 (en) | Method for making a semiconductor device including a superlattice having at least one group of substantially undoped layers |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
TC | Change of applicant's name (sec. 104) |
Owner name: MEARS TECHNOLOGIES, INC. Free format text: FORMER NAME: RJ MEARS, LLC |
|
FGA | Letters patent sealed or granted (standard patent) | ||
MK14 | Patent ceased section 143(a) (annual fees not paid) or expired |