AU1875200A - Hardware/software codesign system - Google Patents

Hardware/software codesign system

Info

Publication number
AU1875200A
AU1875200A AU18752/00A AU1875200A AU1875200A AU 1875200 A AU1875200 A AU 1875200A AU 18752/00 A AU18752/00 A AU 18752/00A AU 1875200 A AU1875200 A AU 1875200A AU 1875200 A AU1875200 A AU 1875200A
Authority
AU
Australia
Prior art keywords
hardware
codesign system
software codesign
software
system
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
AU18752/00A
Inventor
Matthew Philip Aubury
Jonathan Martin Saul
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Celoxica Ltd
Original Assignee
DASH TECH Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority to GB9828381 priority Critical
Priority to GBGB9828381.5A priority patent/GB9828381D0/en
Application filed by DASH TECH Ltd filed Critical DASH TECH Ltd
Priority to PCT/GB1999/004338 priority patent/WO2000038087A1/en
Publication of AU1875200A publication Critical patent/AU1875200A/en
Application status is Abandoned legal-status Critical

Links

Classifications

    • G06F30/34
    • G06F30/30
    • G06F30/33
AU18752/00A 1998-12-22 1999-12-21 Hardware/software codesign system Abandoned AU1875200A (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
GB9828381 1998-12-22
GBGB9828381.5A GB9828381D0 (en) 1998-12-22 1998-12-22 Hardware/software codesign system
PCT/GB1999/004338 WO2000038087A1 (en) 1998-12-22 1999-12-21 Hardware/software codesign system

Publications (1)

Publication Number Publication Date
AU1875200A true AU1875200A (en) 2000-07-12

Family

ID=10844844

Family Applications (1)

Application Number Title Priority Date Filing Date
AU18752/00A Abandoned AU1875200A (en) 1998-12-22 1999-12-21 Hardware/software codesign system

Country Status (3)

Country Link
AU (1) AU1875200A (en)
GB (2) GB9828381D0 (en)
WO (1) WO2000038087A1 (en)

Families Citing this family (36)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6542998B1 (en) 1997-02-08 2003-04-01 Pact Gmbh Method of self-synchronization of configurable elements of a programmable module
EP1351154A2 (en) 1998-11-20 2003-10-08 Altera Corporation Reconfigurable programmable logic device computer system
US6378122B1 (en) 1999-02-26 2002-04-23 Xilinx, Inc. Method and apparatus for evolving a plurality of versions of a configuration bitstream in parallel
US6539532B1 (en) 1999-02-26 2003-03-25 Xilinx, Inc. Method and apparatus for relocating elements in an evolvable configuration bitstream
US6430736B1 (en) * 1999-02-26 2002-08-06 Xilinx, Inc. Method and apparatus for evolving configuration bitstreams
US6363519B1 (en) 1999-02-26 2002-03-26 Xilinx, Inc. Method and apparatus for testing evolvable configuration bitstreams
US6363517B1 (en) 1999-02-26 2002-03-26 Xilinx, Inc. Method and apparatus for remotely evolving configuration bitstreams
US9037807B2 (en) 2001-03-05 2015-05-19 Pact Xpp Technologies Ag Processor arrangement on a chip including data processing, memory, and interface elements
EP1356400A2 (en) 2000-08-07 2003-10-29 Altera Corporation Inter-device communication interface
US7343594B1 (en) 2000-08-07 2008-03-11 Altera Corporation Software-to-hardware compiler with symbol set inference analysis
US7069204B1 (en) * 2000-09-28 2006-06-27 Cadence Design System, Inc. Method and system for performance level modeling and simulation of electronic systems having both hardware and software elements
US8058899B2 (en) 2000-10-06 2011-11-15 Martin Vorbach Logic cell array and bus system
US7444531B2 (en) 2001-03-05 2008-10-28 Pact Xpp Technologies Ag Methods and devices for treating and processing data
GB0028079D0 (en) * 2000-11-17 2001-01-03 Imperial College System and method
US20020112219A1 (en) * 2001-01-19 2002-08-15 El-Ghoroury Hussein S. Matched instruction set processor systems and efficient design and implementation methods thereof
US20020116166A1 (en) * 2001-02-13 2002-08-22 El-Ghoroury Hussein S. Matched instruction set processor systems and method, system, and apparatus to efficiently design and implement matched instruction set process systems using interconnected design components
US7055019B2 (en) * 2001-02-13 2006-05-30 Ellipsis Digital Systems, Inc. Matched instruction set processor systems and method, system, and apparatus to efficiently design and implement matched instruction set processor systems by mapping system designs to re-configurable hardware platforms
US7996827B2 (en) 2001-08-16 2011-08-09 Martin Vorbach Method for the translation of programs for reconfigurable architectures
WO2004021176A2 (en) * 2002-08-07 2004-03-11 Pact Xpp Technologies Ag Method and device for processing data
US8914590B2 (en) 2002-08-07 2014-12-16 Pact Xpp Technologies Ag Data processing method and device
EP1286279A1 (en) * 2001-08-21 2003-02-26 Alcatel Alsthom Compagnie Generale D'electricite Configuration tool
US20030140337A1 (en) * 2001-12-21 2003-07-24 Celoxica Ltd. System, method, and article of manufacture for data transfer reporting for an application
US6668312B2 (en) * 2001-12-21 2003-12-23 Celoxica Ltd. System, method, and article of manufacture for dynamically profiling memory transfers in a program
US20030121010A1 (en) * 2001-12-21 2003-06-26 Celoxica Ltd. System, method, and article of manufacture for estimating a potential performance of a codesign from an executable specification
GB0215034D0 (en) * 2002-06-28 2002-08-07 Critical Blue Ltd Architecture generation method
CN1672132A (en) * 2002-07-25 2005-09-21 皇家飞利浦电子股份有限公司 Source-to-source partitioning compilation
US6983456B2 (en) 2002-10-31 2006-01-03 Src Computers, Inc. Process for converting programs in high-level programming languages to a unified executable for hybrid computing platforms
US6964029B2 (en) * 2002-10-31 2005-11-08 Src Computers, Inc. System and method for partitioning control-dataflow graph representations
DE10316292A1 (en) * 2003-04-09 2004-11-11 Siemens Ag Method and arrangement for the performance prediction of an information technology system
US7424698B2 (en) 2004-02-27 2008-09-09 Intel Corporation Allocation of combined or separate data and control planes
US7073159B2 (en) 2004-03-31 2006-07-04 Intel Corporation Constraints-directed compilation for heterogeneous reconfigurable architectures
US7945894B2 (en) 2005-12-05 2011-05-17 National Instruments Corporation Implementing a design flow for a programmable hardware element coupled to a processor
US8121813B2 (en) 2009-01-28 2012-02-21 General Electric Company System and method for clearance estimation between two objects
US20120096445A1 (en) * 2010-10-18 2012-04-19 Nokia Corporation Method and apparatus for providing portability of partially accelerated signal processing applications
US8959469B2 (en) 2012-02-09 2015-02-17 Altera Corporation Configuring a programmable device using high-level language
CN104572234A (en) * 2014-12-29 2015-04-29 杭州华为数字技术有限公司 Method for generating source codes used for parallel computing architecture and source-to-source compiler

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5535342A (en) * 1992-11-05 1996-07-09 Giga Operations Corporation Pld connector for module having configuration of either first PLD or second PLD and reconfigurable bus for communication of two different bus protocols
SE505783C2 (en) * 1995-10-03 1997-10-06 Ericsson Telefon Ab L M Method for making a digital signal processor
EP1065611A3 (en) * 1995-10-23 2006-05-10 Interuniversitair Microelektronica Centrum Vzw A design environment for hardware/software co-design
AT257611T (en) * 1995-10-23 2004-01-15 Imec Inter Uni Micro Electr Design system and method for the combined design of hardware and software

Also Published As

Publication number Publication date
GB2362005A (en) 2001-11-07
GB2362005B (en) 2003-07-16
GB9828381D0 (en) 1999-02-17
GB0115062D0 (en) 2001-08-15
WO2000038087A1 (en) 2000-06-29

Similar Documents

Publication Publication Date Title
AU2239299A (en) Scheduling system
AU1730100A (en) International transaction processing system
AU1801199A (en) Cannula placement system
AU1217801A (en) External fixation system
AU1800999A (en) Surgical positioning system
GB9825102D0 (en) Computer system
AU1084601A (en) Virtual imaging system
AU6000898A (en) Signalling system
AU6533498A (en) Communications localization system
AU6030199A (en) Medical tensioning system
AU5671698A (en) Signalling system
AU5509298A (en) Refrigeration system
AU1709299A (en) Mixer-injectors
AU6515598A (en) Entertainment system
AU6289899A (en) Coffee system
AU8921698A (en) Follistatin-3
AU3217899A (en) Extended reach tie-back system
AU4791397A (en) Optoelectronic system using spatiochromatic triangulation
EP0897707A3 (en) Compression system
AUPP566798A0 (en) Construction technique
AU1405500A (en) An exsanguinator
AU4946600A (en) Application generation system
AU5728999A (en) Heterominibodies
AU1294799A (en) Denta-mandibular sound-transmitting system
AU2056499A (en) Embedded system

Legal Events

Date Code Title Description
MK6 Application lapsed section 142(2)(f)/reg. 8.3(3) - pct applic. not entering national phase