ATE443893T1 - Teilweise aufgefülltes hierarchisches crossbar - Google Patents

Teilweise aufgefülltes hierarchisches crossbar

Info

Publication number
ATE443893T1
ATE443893T1 AT06789729T AT06789729T ATE443893T1 AT E443893 T1 ATE443893 T1 AT E443893T1 AT 06789729 T AT06789729 T AT 06789729T AT 06789729 T AT06789729 T AT 06789729T AT E443893 T1 ATE443893 T1 AT E443893T1
Authority
AT
Austria
Prior art keywords
agent
segment
agents
communication path
interconnect
Prior art date
Application number
AT06789729T
Other languages
German (de)
English (en)
Inventor
Sridhar P Subramanian
James B Keller
George Kong Yiu
Ruchi Wadhawan
Original Assignee
Pa Semi Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Pa Semi Inc filed Critical Pa Semi Inc
Application granted granted Critical
Publication of ATE443893T1 publication Critical patent/ATE443893T1/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
    • G06F13/362—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control
    • G06F13/364—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control using independent requests or grants, e.g. using separated request and grant lines
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4004—Coupling between buses
    • G06F13/4022—Coupling between buses using switching circuits, e.g. switching matrix, connection or expansion network
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Computer Hardware Design (AREA)
  • Bus Control (AREA)
  • Multi Processors (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
AT06789729T 2005-08-11 2006-08-11 Teilweise aufgefülltes hierarchisches crossbar ATE443893T1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US11/201,573 US7269682B2 (en) 2005-08-11 2005-08-11 Segmented interconnect for connecting multiple agents in a system
PCT/US2006/031521 WO2007022019A2 (en) 2005-08-11 2006-08-11 Partially populated, hierarchical crossbar

Publications (1)

Publication Number Publication Date
ATE443893T1 true ATE443893T1 (de) 2009-10-15

Family

ID=37670651

Family Applications (1)

Application Number Title Priority Date Filing Date
AT06789729T ATE443893T1 (de) 2005-08-11 2006-08-11 Teilweise aufgefülltes hierarchisches crossbar

Country Status (8)

Country Link
US (2) US7269682B2 (https=)
EP (1) EP1922628B1 (https=)
JP (1) JP5356024B2 (https=)
CN (1) CN101326505B (https=)
AT (1) ATE443893T1 (https=)
DE (1) DE602006009408D1 (https=)
TW (1) TWI439864B (https=)
WO (1) WO2007022019A2 (https=)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7269682B2 (en) 2005-08-11 2007-09-11 P.A. Semi, Inc. Segmented interconnect for connecting multiple agents in a system
US7779189B2 (en) * 2008-02-21 2010-08-17 International Business Machines Corporation Method, system, and computer program product for pipeline arbitration
JP2010165175A (ja) 2009-01-15 2010-07-29 Internatl Business Mach Corp <Ibm> バスの使用権を制御する装置および方法
US9514074B2 (en) 2009-02-13 2016-12-06 The Regents Of The University Of Michigan Single cycle arbitration within an interconnect
US8787368B2 (en) * 2010-12-07 2014-07-22 Advanced Micro Devices, Inc. Crossbar switch with primary and secondary pickers
CN104412246B (zh) * 2012-07-02 2017-05-31 马维尔以色列(M.I.S.L.)有限公司 用于从存储器到处理客户端提供复制数据的系统和方法
ITMI20121800A1 (it) * 2012-10-24 2014-04-25 St Microelectronics Srl Dispositivo e relativo metodo per la scrittura/lettura di un registro di memoria condiviso da una pluralità di periferiche.
TWI617920B (zh) * 2013-07-12 2018-03-11 密西根大學董事會 單循環仲裁

Family Cites Families (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5081575A (en) * 1987-11-06 1992-01-14 Oryx Corporation Highly parallel computer architecture employing crossbar switch with selectable pipeline delay
US5452231A (en) 1988-10-05 1995-09-19 Quickturn Design Systems, Inc. Hierarchically connected reconfigurable logic assembly
JPH07123252B2 (ja) * 1991-11-27 1995-12-25 インターナショナル・ビジネス・マシーンズ・コーポレイション ネットワーク用スイッチングシステム
US5524235A (en) * 1994-10-14 1996-06-04 Compaq Computer Corporation System for arbitrating access to memory with dynamic priority assignment
US5887146A (en) 1995-08-14 1999-03-23 Data General Corporation Symmetric multiprocessing computer with non-uniform memory access architecture
US6195335B1 (en) 1997-06-27 2001-02-27 International Business Machines Corporation Data switch
US6343081B1 (en) * 1997-12-30 2002-01-29 International Business Machines Corporation Method and apparatus for managing contention in a self-routing switching architecture in a port expansion mode
EP0938212A1 (en) * 1998-02-19 1999-08-25 International Business Machines Corporation Process and system of flow control for a switching system
US6157989A (en) * 1998-06-03 2000-12-05 Motorola, Inc. Dynamic bus arbitration priority and task switching based on shared memory fullness in a multi-processor system
US6604230B1 (en) 1999-02-09 2003-08-05 The Governing Counsel Of The University Of Toronto Multi-logic device systems having partial crossbar and direct interconnection architectures
US6374319B1 (en) * 1999-06-22 2002-04-16 Philips Electronics North America Corporation Flag-controlled arbitration of requesting agents
US6460174B1 (en) 1999-10-01 2002-10-01 Stmicroelectronics, Ltd. Methods and models for use in designing an integrated circuit
US6601126B1 (en) * 2000-01-20 2003-07-29 Palmchip Corporation Chip-core framework for systems-on-a-chip
US6769046B2 (en) 2000-02-14 2004-07-27 Palmchip Corporation System-resource router
US6665760B1 (en) * 2000-09-29 2003-12-16 Rockwell Automation Technologies, Inc. Group shifting and level shifting rotational arbiter system
JP2002169787A (ja) * 2000-11-30 2002-06-14 Matsushita Electric Ind Co Ltd 複数のプロセッサ部を含む半導体装置
US7096292B2 (en) 2001-02-28 2006-08-22 Cavium Acquisition Corp. On-chip inter-subsystem communication
US7203202B2 (en) * 2001-10-31 2007-04-10 Polytechnic University Arbitration using dual round robin matching with exhaustive service of winning virtual output queue
US6954811B2 (en) * 2002-07-19 2005-10-11 Calix Networks, Inc. Arbiter for an input buffered communication switch
US20040223454A1 (en) * 2003-05-07 2004-11-11 Richard Schober Method and system for maintaining TBS consistency between a flow control unit and central arbiter in an interconnect device
JP2005070497A (ja) * 2003-08-26 2005-03-17 Canon Inc 現像装置及び画像形成装置
US7199607B2 (en) * 2004-12-22 2007-04-03 Infineon Technologies Ag Pin multiplexing
US7275121B1 (en) * 2005-04-05 2007-09-25 Nvidia Corporation System and method for hardware assisted resource sharing
US7269682B2 (en) 2005-08-11 2007-09-11 P.A. Semi, Inc. Segmented interconnect for connecting multiple agents in a system

Also Published As

Publication number Publication date
CN101326505A (zh) 2008-12-17
JP5356024B2 (ja) 2013-12-04
US20070038796A1 (en) 2007-02-15
EP1922628A2 (en) 2008-05-21
TWI439864B (zh) 2014-06-01
DE602006009408D1 (https=) 2009-11-05
JP2009505241A (ja) 2009-02-05
US7426601B2 (en) 2008-09-16
EP1922628B1 (en) 2009-09-23
WO2007022019A2 (en) 2007-02-22
TW200809517A (en) 2008-02-16
US20070271402A1 (en) 2007-11-22
US7269682B2 (en) 2007-09-11
CN101326505B (zh) 2011-06-01
WO2007022019A3 (en) 2007-05-31

Similar Documents

Publication Publication Date Title
US9473359B2 (en) Transactional traffic specification for network-on-chip design
Taylor et al. Dynamic hardware plugins: Exploiting reconfigurable hardware for high-performance programmable routers
ATE489822T1 (de) Routing in einem mesh-netzwerk
ATE489678T1 (de) Nicht-blockierender adressschalter mit flachen warteschlangen pro agent
ES2510669T3 (es) Aparato, método y producto de programa de ordenador destinados a proporcionar solicitudes simultáneas de recursos de radiocomunicaciones y servicios
EP3128438A3 (en) Table-driven routing in a dragonfly processor interconnect network
US20170061041A1 (en) Automatic performance characterization of a network-on-chip (noc) interconnect
DE602005008573D1 (de) Integrierte Schaltung und Verfahren zur Zeitschlitz-Zuteilung
DE60203032D1 (de) Integrierte Halbleiterschaltung
ATE443893T1 (de) Teilweise aufgefülltes hierarchisches crossbar
ATE374973T1 (de) Integrierte datenverarbeitungsschaltung mit mehreren programmierbaren prozessoren
FR2869746B1 (fr) Dispositif de repartition de charge, multi-criteres, pour un equipement peripherique d&#39;un reseau de comminications a commutation d&#39;etiquettes
US20190258573A1 (en) Bandwidth weighting mechanism based network-on-chip (noc) configuration
KR20160013799A (ko) 무버퍼 noc 및 noc 전자요소의 데이터 처리 방법
ATE485630T1 (de) Verfahren und vorrichtung zur verminderung des leckstroms in halbleiterschaltungen
Choudhary et al. Performance evaluation of mesh-based NoCs: Implementation of a new architecture and routing algorithm
Hsin et al. Ant colony optimization-based adaptive network-on-chip routing framework using network information region
CN104734961B (zh) 基于fc交换网络的路由选择方法
FR2843263B1 (fr) Dispositif et procede de determination de chemins de routage dans un reseau de communications, en presence d&#39;attributs de selection
ATE531131T1 (de) Verfahren und vorrichtung zum verteilen mehrerer signaleingänge an mehrere integrierte schaltungen
DE602005012517D1 (de) Integrierte schaltung und verfahren zur paketvermittlungssteuerung
Halak et al. A dynamic CDMA network for multicore systems
ATE528927T1 (de) Erweiterte verfahren und systeme zur zuweisung virtueller schaltkreise für mehrstufige schaltelemente
EA200500544A1 (ru) Игровой аппарат
US20170344696A1 (en) Method for Eliminating False Paths of a Circuit Unit To Be Implemented Using a System

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties